TWI489288B - 避免匯流排鎖死之異動排序 - Google Patents

避免匯流排鎖死之異動排序 Download PDF

Info

Publication number
TWI489288B
TWI489288B TW102102519A TW102102519A TWI489288B TW I489288 B TWI489288 B TW I489288B TW 102102519 A TW102102519 A TW 102102519A TW 102102519 A TW102102519 A TW 102102519A TW I489288 B TWI489288 B TW I489288B
Authority
TW
Taiwan
Prior art keywords
request address
request
address
write data
controlled device
Prior art date
Application number
TW102102519A
Other languages
English (en)
Chinese (zh)
Other versions
TW201346575A (zh
Inventor
普魯基Ｎ 努尼
傑亞 帕瑞克許 塞柏瑞曼尼亞 甘那珊
貝瑞 喬伊 伍福德
Original Assignee
高通公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 高通公司 filed Critical 高通公司
Publication of TW201346575A publication Critical patent/TW201346575A/zh
Application granted granted Critical
Publication of TWI489288B publication Critical patent/TWI489288B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/4031—Coupling between buses using bus bridges with arbitration
    • G06F13/4036—Coupling between buses using bus bridges with arbitration and deadlock prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Mobile Radio Communication Systems (AREA)
TW102102519A 2012-01-23 2013-01-23 避免匯流排鎖死之異動排序 TWI489288B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201261589582P 2012-01-23 2012-01-23
US13/669,629 US20130191572A1 (en) 2012-01-23 2012-11-06 Transaction ordering to avoid bus deadlocks

Publications (2)

Publication Number Publication Date
TW201346575A TW201346575A (zh) 2013-11-16
TWI489288B true TWI489288B (zh) 2015-06-21

Family

ID=48798191

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102102519A TWI489288B (zh) 2012-01-23 2013-01-23 避免匯流排鎖死之異動排序

Country Status (7)

Country Link
US (1) US20130191572A1 (enExample)
EP (2) EP2899642A1 (enExample)
JP (1) JP2015508193A (enExample)
KR (1) KR20140125391A (enExample)
CN (1) CN104067250A (enExample)
TW (1) TWI489288B (enExample)
WO (1) WO2013112612A1 (enExample)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8885510B2 (en) 2012-10-09 2014-11-11 Netspeed Systems Heterogeneous channel capacities in an interconnect
US20160062930A1 (en) * 2013-03-25 2016-03-03 Mitsubishi Electric Corporation Bus master, bus system, and bus control method
US9471726B2 (en) 2013-07-25 2016-10-18 Netspeed Systems System level simulation in network on chip architecture
US9473388B2 (en) 2013-08-07 2016-10-18 Netspeed Systems Supporting multicast in NOC interconnect
US9294354B2 (en) * 2013-10-24 2016-03-22 Netspeed Systems Using multiple traffic profiles to design a network on chip
US9699079B2 (en) 2013-12-30 2017-07-04 Netspeed Systems Streaming bridge design with host interfaces and network on chip (NoC) layers
US9473415B2 (en) 2014-02-20 2016-10-18 Netspeed Systems QoS in a system with end-to-end flow control and QoS aware buffer allocation
US9742630B2 (en) 2014-09-22 2017-08-22 Netspeed Systems Configurable router for a network on chip (NoC)
US9571341B1 (en) 2014-10-01 2017-02-14 Netspeed Systems Clock gating for system-on-chip elements
US9602464B2 (en) * 2014-12-12 2017-03-21 Intel Corporation Apparatus, system and method for allocating identifiers to components of a control system
US9660942B2 (en) 2015-02-03 2017-05-23 Netspeed Systems Automatic buffer sizing for optimal network-on-chip design
US9444702B1 (en) 2015-02-06 2016-09-13 Netspeed Systems System and method for visualization of NoC performance based on simulation output
US9568970B1 (en) 2015-02-12 2017-02-14 Netspeed Systems, Inc. Hardware and software enabled implementation of power profile management instructions in system on chip
US9928204B2 (en) 2015-02-12 2018-03-27 Netspeed Systems, Inc. Transaction expansion for NoC simulation and NoC design
US10050843B2 (en) 2015-02-18 2018-08-14 Netspeed Systems Generation of network-on-chip layout based on user specified topological constraints
US10348563B2 (en) 2015-02-18 2019-07-09 Netspeed Systems, Inc. System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology
US9825809B2 (en) 2015-05-29 2017-11-21 Netspeed Systems Dynamically configuring store-and-forward channels and cut-through channels in a network-on-chip
US9864728B2 (en) 2015-05-29 2018-01-09 Netspeed Systems, Inc. Automatic generation of physically aware aggregation/distribution networks
US10218580B2 (en) 2015-06-18 2019-02-26 Netspeed Systems Generating physically aware network-on-chip design from a physical system-on-chip specification
US10025741B2 (en) * 2016-01-13 2018-07-17 Samsung Electronics Co., Ltd. System-on-chip, mobile terminal, and method for operating the system-on-chip
US10452124B2 (en) 2016-09-12 2019-10-22 Netspeed Systems, Inc. Systems and methods for facilitating low power on a network-on-chip
KR20180062807A (ko) 2016-12-01 2018-06-11 삼성전자주식회사 시스템 인터커넥트 및 이를 포함하는 시스템 온 칩
US20180159786A1 (en) 2016-12-02 2018-06-07 Netspeed Systems, Inc. Interface virtualization and fast path for network on chip
US10313269B2 (en) 2016-12-26 2019-06-04 Netspeed Systems, Inc. System and method for network on chip construction through machine learning
US10063496B2 (en) 2017-01-10 2018-08-28 Netspeed Systems Inc. Buffer sizing of a NoC through machine learning
US10084725B2 (en) 2017-01-11 2018-09-25 Netspeed Systems, Inc. Extracting features from a NoC for machine learning construction
US10469337B2 (en) 2017-02-01 2019-11-05 Netspeed Systems, Inc. Cost management against requirements for the generation of a NoC
US10298485B2 (en) 2017-02-06 2019-05-21 Netspeed Systems, Inc. Systems and methods for NoC construction
US20190020586A1 (en) * 2017-07-14 2019-01-17 Qualcomm Incorporated Selective insertion of a deadlock recovery buffer in a bus interconnect for deadlock recovery
US11144457B2 (en) 2018-02-22 2021-10-12 Netspeed Systems, Inc. Enhanced page locality in network-on-chip (NoC) architectures
US10547514B2 (en) 2018-02-22 2020-01-28 Netspeed Systems, Inc. Automatic crossbar generation and router connections for network-on-chip (NOC) topology generation
US10896476B2 (en) 2018-02-22 2021-01-19 Netspeed Systems, Inc. Repository of integration description of hardware intellectual property for NoC construction and SoC integration
US10983910B2 (en) 2018-02-22 2021-04-20 Netspeed Systems, Inc. Bandwidth weighting mechanism based network-on-chip (NoC) configuration
US11176302B2 (en) 2018-02-23 2021-11-16 Netspeed Systems, Inc. System on chip (SoC) builder
US11023377B2 (en) 2018-02-23 2021-06-01 Netspeed Systems, Inc. Application mapping on hardened network-on-chip (NoC) of field-programmable gate array (FPGA)
FR3094810B1 (fr) * 2019-04-03 2023-01-13 Thales Sa Système sur puce comprenant une pluralité de ressources maitre

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5572734A (en) * 1991-09-27 1996-11-05 Sun Microsystems, Inc. Method and apparatus for locking arbitration on a remote bus
US6260093B1 (en) * 1998-03-31 2001-07-10 Lsi Logic Corporation Method and apparatus for arbitrating access to multiple buses in a data processing system
US20020174229A1 (en) * 2001-04-04 2002-11-21 Owen Jonathan M. System and method of maintaining coherency in a distributed communication system
US20050044128A1 (en) * 2003-08-18 2005-02-24 Scott Steven L. Decoupled store address and data in a multiprocessor system
TW200723501A (en) * 2005-04-29 2007-06-16 Taiwan Semiconductor Mfg Co Ltd System on chip development with reconfigurable multi-project wafer technology
US20100162197A1 (en) * 2008-12-18 2010-06-24 Brion Technologies Inc. Method and system for lithography process-window-maximixing optical proximity correction
TW201032064A (en) * 2008-11-06 2010-09-01 Via Tech Inc Method and system for supporting interaction of a plurality of graphics processing units
TW201044311A (en) * 2009-04-08 2010-12-16 Nvidia Corp System and method for deadlock-free pipelining

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5673399A (en) * 1995-11-02 1997-09-30 International Business Machines, Corporation System and method for enhancement of system bus to mezzanine bus transactions
US8285912B2 (en) * 2009-08-07 2012-10-09 Arm Limited Communication infrastructure for a data processing apparatus and a method of operation of such a communication infrastructure
US20130054852A1 (en) * 2011-08-24 2013-02-28 Charles Fuoco Deadlock Avoidance in a Multi-Node System

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5572734A (en) * 1991-09-27 1996-11-05 Sun Microsystems, Inc. Method and apparatus for locking arbitration on a remote bus
US6260093B1 (en) * 1998-03-31 2001-07-10 Lsi Logic Corporation Method and apparatus for arbitrating access to multiple buses in a data processing system
US20020174229A1 (en) * 2001-04-04 2002-11-21 Owen Jonathan M. System and method of maintaining coherency in a distributed communication system
US20050044128A1 (en) * 2003-08-18 2005-02-24 Scott Steven L. Decoupled store address and data in a multiprocessor system
TW200723501A (en) * 2005-04-29 2007-06-16 Taiwan Semiconductor Mfg Co Ltd System on chip development with reconfigurable multi-project wafer technology
TW201032064A (en) * 2008-11-06 2010-09-01 Via Tech Inc Method and system for supporting interaction of a plurality of graphics processing units
US20100162197A1 (en) * 2008-12-18 2010-06-24 Brion Technologies Inc. Method and system for lithography process-window-maximixing optical proximity correction
TW201044311A (en) * 2009-04-08 2010-12-16 Nvidia Corp System and method for deadlock-free pipelining

Also Published As

Publication number Publication date
EP2807569A1 (en) 2014-12-03
TW201346575A (zh) 2013-11-16
US20130191572A1 (en) 2013-07-25
JP2015508193A (ja) 2015-03-16
EP2899642A1 (en) 2015-07-29
WO2013112612A1 (en) 2013-08-01
CN104067250A (zh) 2014-09-24
KR20140125391A (ko) 2014-10-28
EP2807569B1 (en) 2017-09-13

Similar Documents

Publication Publication Date Title
TWI489288B (zh) 避免匯流排鎖死之異動排序
US9053058B2 (en) QoS inband upgrade
US10853304B2 (en) System on chip including clock management unit and method of operating the system on chip
US9495318B2 (en) Synchronizing transactions for a single master over multiple busses
US8041870B1 (en) Method and apparatus for dynamically granting access of a shared resource among a plurality of requestors
CN101164051B (zh) 总线访问仲裁系统和方法
AU2014318238B2 (en) Ascertaining command completion in flash memories
US7406557B2 (en) Programmable logic device including programmable interface core and central processing unit
CN103198045B (zh) 时钟门控电路和总线系统
US7779190B2 (en) Arbitration device for arbitrating among a plurality of master devices, arbitration method, and video processing device including the arbitration device
JP2007532066A (ja) 制限されたバス・アクセスを伴う時間領域分離を実装する通信装置
US11275708B2 (en) System on chip including clock management unit and method of operating the system on chip
US10324865B2 (en) Maintaining ordering requirements while converting protocols in a communications fabric
WO2016069284A1 (en) System and method for managing safe downtime of shared resources within a pcd
CN107408092B (zh) 用于多端口物理层(phy)的锁相环(pll)的共享控制
US9082118B2 (en) Transaction flow control using credit and token management
CN113821834B (zh) 数据处理方法、安全架构系统和计算设备
KR102326892B1 (ko) 적응형 트랜잭션 처리 방법 및 이를 위한 장치
US7930456B1 (en) Data packet arbitration system
GB2557225A (en) Interconnect system
US11782834B2 (en) System and method for round robin arbiters in a network-on-chip (NoC)
US12468825B2 (en) Sharing and protecting secured subordinate devices on an unsecured bus
KR20000067135A (ko) 동적 우선순위 조정기능을 갖는 버스 중재기와 버스 중재방법
TW200523747A (en) An arbiter
EP1946219A1 (en) System-on-chip apparatus with time shareable memory and method for operating such an apparatus

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees