TWI427691B - Manufacturing method of semiconductor device - Google Patents

Manufacturing method of semiconductor device Download PDF

Info

Publication number
TWI427691B
TWI427691B TW100110675A TW100110675A TWI427691B TW I427691 B TWI427691 B TW I427691B TW 100110675 A TW100110675 A TW 100110675A TW 100110675 A TW100110675 A TW 100110675A TW I427691 B TWI427691 B TW I427691B
Authority
TW
Taiwan
Prior art keywords
semiconductor wafer
wafer
dicing
semiconductor
adhesive layer
Prior art date
Application number
TW100110675A
Other languages
Chinese (zh)
Other versions
TW201207922A (en
Inventor
Kazuki Tatebe
Original Assignee
Furukawa Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Furukawa Electric Co Ltd filed Critical Furukawa Electric Co Ltd
Publication of TW201207922A publication Critical patent/TW201207922A/en
Application granted granted Critical
Publication of TWI427691B publication Critical patent/TWI427691B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67092Apparatus for mechanical treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67132Apparatus for placing on an insulating substrate, e.g. tape

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Dicing (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Die Bonding (AREA)

Description

半導體裝置之製造方法Semiconductor device manufacturing method

本發明係關於一種用以實現自切割時所保持之晶圓加工用帶良好地拾取半導體晶片的半導體裝置之製造方法。BACKGROUND OF THE INVENTION 1. Field of the Invention This invention relates to a method of fabricating a semiconductor device for picking up a semiconductor wafer with a wafer processing tape held during self-cutting.

於IC等半導體裝置之製造步驟中,實施有如下步驟:於形成有電路圖案之半導體晶圓之背面貼附具有黏著性及伸縮性之半導體加工用帶後,將半導體晶圓切斷(切割)為晶片單位之步驟;拾取所切斷之晶片之步驟;及將所拾取之晶片接著於引線框架或封裝基板等,或者於堆疊封裝(Stacked Package)中將半導體晶片彼此積層、接著之黏晶(安裝)步驟。In the manufacturing process of a semiconductor device such as an IC, a semiconductor processing wafer is cut (cut) after attaching a semiconductor processing tape having adhesiveness and elasticity to the back surface of a semiconductor wafer on which a circuit pattern is formed. a step of a wafer unit; a step of picking up the cut wafer; and attaching the picked wafer to a lead frame or a package substrate, or the like, or stacking the semiconductor wafers with each other in a stacked package, followed by die bonding ( installation steps.

作為該半導體裝置之製造步驟中所使用之晶圓加工用帶,使用將黏著帶與含有環氧樹脂成分之熱硬化性之接著劑層積層而成之切割-黏晶膜。As the wafer processing tape used in the manufacturing process of the semiconductor device, a dicing-mulet film in which an adhesive tape and a thermosetting adhesive containing an epoxy resin component are laminated is used.

上述黏著帶係用以固定晶圓,以使切割半導體晶圓之步驟中所切斷之晶片不飛散,因此具有固定晶圓之高黏著力,但於拾取各個晶片之步驟中,必須自該黏著帶剝離附著有接著劑層之晶片。The adhesive tape is used for fixing the wafer so that the wafer cut in the step of cutting the semiconductor wafer does not scatter, and thus has high adhesion of the fixed wafer, but in the step of picking each wafer, it is necessary to adhere to the wafer. The tape is peeled off from the wafer to which the adhesive layer is attached.

因此,先前係於將晶圓加工用帶於晶圓之徑向與圓周方向拉伸之狀態下,利用擴張環(Expand Ring)保持晶圓之周圍,對於欲於該狀態下拾取之晶片,一面藉由吸附台吸附黏著帶之背面一面藉由可升降之針將其上頂,從而於黏著帶與接著劑層之間剝離並進行拾取(例如參照專利文獻1)。Therefore, in the state in which the wafer processing is carried in the radial direction and the circumferential direction of the wafer, the circumference of the wafer is held by the expansion ring, and one side of the wafer to be picked up in this state is used. The back surface of the adhesive tape is adsorbed by the adsorption stage, and is lifted up by a liftable needle to peel off and pick up between the adhesive tape and the adhesive layer (for example, refer to Patent Document 1).

又,藉由吸取塊(suction piece)之上面吸附黏著帶之背面,利用可自吸取塊之上面突出且配置於同心圓上之多個上頂塊僅上推拾取對象之晶片並加以乘載,且自上方利用吸附夾頭朝上方吸取該晶片,並以最終中心之上頂塊成為最突出之狀態之方式使內側之塊緩慢上升,藉此進行晶圓加工用帶之剝離(例如參照專利文獻2)。Moreover, by sucking the back surface of the adhesive tape on the upper side of the suction piece, the plurality of upper top blocks protruding from the upper surface of the suction block and disposed on the concentric circles are only pushed up and loaded by the wafer. And the wafer is sucked upward by the suction chuck from above, and the inner block is slowly raised in such a manner that the top block is in the most prominent state on the final center, thereby performing stripping of the wafer processing tape (for example, refer to the patent document) 2).

專利文獻1:WO2006/104151手冊Patent Document 1: WO2006/104151 Manual

專利文獻2:日本特開2005-117019號公報Patent Document 2: Japanese Laid-Open Patent Publication No. 2005-117019

然而,於專利文獻1中所揭示之拾取方式中存在如下問題:於切割晶圓之步驟中產生之接著劑層T3之粉塵D以跨越應分離之黏著劑層T2與接著劑層T3之狀態附著,從而產生拾取不良。However, in the picking method disclosed in Patent Document 1, there is a problem in that the dust D of the adhesive layer T3 which is generated in the step of cutting the wafer adheres in a state of being separated from the adhesive layer T2 and the adhesive layer T3 which should be separated. , resulting in poor pickup.

專利文獻2中所揭示之拾取方式雖改善了專利文獻1之拾取方式所引起之拾取不良,但存在晶圓加工用帶T之接著劑層T3根據晶片W1之多段層化之要求而軟化之傾向,其結果產生如下問題:於切割晶圓之步驟中,接著劑層T3之粉塵D變得容易飛散至周圍,從而拾取之成功率降低。The pick-up method disclosed in Patent Document 2 improves the pick-up failure caused by the pick-up method of Patent Document 1, but there is a tendency that the adhesive layer T3 for the wafer processing tape T softens according to the requirement of the delamination of the wafer W1. As a result, there is a problem that in the step of cutting the wafer, the dust D of the adhesive layer T3 is easily scattered to the surroundings, so that the success rate of pickup is lowered.

本發明之目的在於良好地自晶圓加工用帶剝離半導體晶片。It is an object of the present invention to facilitate the stripping of a semiconductor wafer from a wafer processing tape.

發明人等為了解決上述問題進行了潛心研究,結果著眼於在自晶圓加工用帶拾取半導體晶片之前,自晶圓加工用帶之背面側抵壓切割槽所包圍該半導體晶片之區域之全部或一部分。發現藉由進行該抵壓,附著於各部分之粉塵變得容易剝離。The inventors of the present invention have conducted intensive studies to solve the above problems, and as a result, have focused on pressing all of the area surrounding the semiconductor wafer from the back side of the wafer processing tape before the wafer processing tape is picked up. portion. It was found that by performing this pressing, the dust adhering to each portion was easily peeled off.

即,本發明係藉由如下者而謀求解決本案發明之課題:That is, the present invention seeks to solve the problem of the present invention by the following:

(1)一種半導體裝置之製造方法,其具備如下步驟:於半導體晶圓貼附晶圓加工用帶後,切割上述半導體晶圓,而分割為多個半導體晶片之步驟;及將貼附於上述晶圓加工用帶之上述多個半導體晶片中為剝離對象之半導體晶片自上述晶圓加工用帶拾取;對於切割槽之包圍剝離對象之上述半導體晶片之區域,自上述晶圓加工用帶之背面側抵壓其整體或一部分後,自上述晶圓加工用帶拾取上述半導體晶片;(1) A method of manufacturing a semiconductor device, comprising the steps of: dicing the semiconductor wafer after the wafer processing tape is diced, dividing the semiconductor wafer into a plurality of semiconductor wafers; and attaching the semiconductor wafer to the semiconductor wafer The semiconductor wafer to be peeled off among the plurality of semiconductor wafers in the wafer processing tape is picked up from the wafer processing tape; and the region of the semiconductor wafer surrounded by the dicing groove is removed from the back surface of the wafer processing tape After the side is pressed against the whole or a part thereof, the semiconductor wafer is picked up from the wafer processing tape;

(2)如技術方案1之半導體裝置之製造方法,其中,上述切割槽之包圍半導體晶片之區域之抵壓係藉由沿著該區域之形狀之框而進行;(2) The method of manufacturing a semiconductor device according to claim 1, wherein the pressing of the region of the dicing groove surrounding the semiconductor wafer is performed by a frame along a shape of the region;

(3)如技術方案1之半導體裝置之製造方法,其中,上述切割槽之包圍半導體晶片之區域之抵壓係藉由沿著該區域所配置之多個針而進行;(3) The method of manufacturing a semiconductor device according to claim 1, wherein the pressing of the region of the dicing trench surrounding the semiconductor wafer is performed by a plurality of pins disposed along the region;

(4)如技術方案1至3中任一項之半導體裝置之製造方法,其中,上述切割槽之包圍半導體晶片之區域之抵壓係以多個半導體晶片為單位而進行。(4) The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein the pressing of the region of the dicing groove surrounding the semiconductor wafer is performed in units of a plurality of semiconductor wafers.

再者,所謂上述「切割槽之包圍成為剝離對象之上述半導體晶片之區域」,並非表示由切割槽所包圍之區域,而表示晶圓整體之切割槽整體內包圍剝離對象之半導體晶片之切割槽之一部分。In addition, the above-mentioned "region of the semiconductor wafer to which the dicing groove is to be detached" does not mean a region surrounded by the dicing groove, but a dicing groove in which the entire dicing groove of the entire wafer surrounds the semiconductor wafer to be detached. Part of it.

根據本案發明,於自晶圓加工用帶剝離半導體晶片之前,自晶圓加工用帶側抵壓該半導體晶片之周圍之切割槽的全部或一部分,藉此附著於各部分之粉塵變得容易剝離,其結果,相對於晶圓加工用帶之半導體晶片之拾取時由粉塵所引起之阻礙得以抑制,從而拾取作業之成功率提高。According to the invention of the present invention, all or part of the cutting grooves around the semiconductor wafer are pressed from the side of the wafer processing belt before the semiconductor wafer is peeled off from the wafer processing belt, whereby the dust adhering to each portion is easily peeled off. As a result, the obstruction caused by the dust at the time of picking up the semiconductor wafer for the wafer processing belt is suppressed, and the success rate of the pickup operation is improved.

基於圖1至圖8B,對作為本發明之實施形態之半導體裝置之製造方法進行說明。A method of manufacturing a semiconductor device according to an embodiment of the present invention will be described with reference to Figs. 1 to 8B.

於該實施形態中,於如下步驟中具有特徵:於半導體晶圓之背面(積體電路形成面之相反側之面)貼合作為晶圓加工用帶之切割-黏晶膜並進行切割,其後個別地拾取半導體晶片,並主要對該步驟進行說明。In this embodiment, in the following step, the back surface of the semiconductor wafer (the surface opposite to the surface on which the integrated circuit is formed) is bonded to the dicing-mud film of the wafer processing tape and is diced. The semiconductor wafer is then individually picked up and the steps are mainly explained.

[切割-黏晶膜][Cut-mud film]

對半導體裝置之製造方法進行說明之前,首先對切割-黏晶膜10之構成進行說明。圖1係表示於切割-黏晶膜貼合有半導體晶圓與切割用環狀框之情況的圖。Before describing a method of manufacturing a semiconductor device, first, the configuration of the dicing die-bonding film 10 will be described. Fig. 1 is a view showing a state in which a semiconductor wafer and a ring frame for dicing are bonded to a dicing die-bonding film.

該切割-黏晶膜10係於基材膜1上積層中間樹脂層2,於其上積層黏著劑層3,並於其上積層接著劑層4而設置,於切割時,於接著劑層4上安裝有半導體晶圓11。再者,於圖1中,關於切割-黏晶膜10之各構成,為了便於說明而以大於實際之厚度進行圖示。The dicing-mud film 10 is formed by laminating an intermediate resin layer 2 on a base film 1, onto which an adhesive layer 3 is laminated, and an adhesive layer 4 is laminated thereon, and at the time of cutting, at the adhesive layer 4 A semiconductor wafer 11 is mounted thereon. In addition, in FIG. 1, each structure of the dicing-mud film 10 is shown by the thickness larger than actual for convenience of description.

基材膜1可使用作為切割-黏晶膜而公知之塑膠、橡膠等,此處,可使用熱塑性之塑膠膜作為基材膜。As the base film 1, a plastic, a rubber or the like which is known as a dicing-mulet film can be used. Here, a thermoplastic plastic film can be used as the base film.

又,上述基材膜1較佳為具有放射線透射性,尤其是於黏著劑層使用放射線硬化性之黏著劑之情形時,必須選擇於該黏著劑硬化之波長下之放射線透射性較佳者。自強拉伸度特性、放射線透射性之觀點而言,基材膜之厚度通常較佳為30~300μm。Further, the base film 1 preferably has radioelasticity, and in particular, when a radiation curable adhesive is used for the adhesive layer, it is preferable to select a radiation transmittance at a wavelength at which the adhesive hardens. The thickness of the base film is usually preferably from 30 to 300 μm from the viewpoint of self-stretching properties and radiation transmittance.

中間樹脂層2無特別限制,只要為較黏著劑層3更硬者即可。為了抑制切割時之晶片之破裂、缺口(剝離),中間樹脂層2使用具有適當之彈性模數者。中間樹脂層2係藉由將包含黏著成分與硬化成分之混合物塗佈於基材膜上後使其硬化而設置。黏著成分可使用丙烯酸系、聚酯系、胺酯系、聚矽氧系、天然橡膠系等各種通用黏著劑。硬化劑係選自聚異氰酸酯類、三聚氰胺-甲醛樹脂及環氧樹脂之化合物,可單獨使用或將2種以上組合而使用。The intermediate resin layer 2 is not particularly limited as long as it is harder than the adhesive layer 3. In order to suppress cracking and chipping (peeling) of the wafer at the time of cutting, the intermediate resin layer 2 is used to have an appropriate modulus of elasticity. The intermediate resin layer 2 is provided by applying a mixture containing an adhesive component and a hardening component to a base film and then hardening it. As the adhesive component, various general-purpose adhesives, such as an acrylic type, a polyester type, an amine type, a polyoxyl system, and a natural rubber type, can be used. The curing agent is selected from the group consisting of polyisocyanates, melamine-formaldehyde resins, and epoxy resins, and may be used singly or in combination of two or more.

進而,亦可藉由使中間樹脂層2具有放射線硬化性,而於切割後藉由放射線硬化而使中間樹脂層2硬化收縮,從而提高晶片之拾取性。Further, by making the intermediate resin layer 2 have radiation curability, the intermediate resin layer 2 can be hardened and shrunk by radiation hardening after dicing, thereby improving the pick-up property of the wafer.

較佳為中間樹脂層2之厚度至少為5μm,更佳為10μm以上。It is preferable that the intermediate resin layer 2 has a thickness of at least 5 μm, more preferably 10 μm or more.

黏著劑層3無特別限制,只要為具有於切割時不產生與接著劑層4之晶片飛散等不良之程度的保持性、及於拾取時容易與接著劑層4剝離之特性者即可。為了提高切割後之拾取性,黏著劑層3較佳為放射線硬化性者,尤佳為於切割-黏晶膜中易與接著劑層4剝離之材料。黏著劑層3例如可使用包含分子中碘值為0.5~20之具有放射線硬化性碳-碳雙鍵之化合物,及選自聚異氰酸酯類、三聚氰胺-甲醛樹脂及環氧樹脂之化合物的丙烯酸系黏著劑。The adhesive layer 3 is not particularly limited as long as it has such a property that it does not cause defects such as scattering of the wafer of the adhesive layer 4 at the time of dicing, and is easily peeled off from the adhesive layer 4 at the time of pick-up. In order to improve the pick-up property after dicing, the adhesive layer 3 is preferably a radiation curable one, and more preferably a material which is easily peeled off from the adhesive layer 4 in the dicing-mulet film. As the adhesive layer 3, for example, a compound having a radiation-curable carbon-carbon double bond having an iodine value of 0.5 to 20 in the molecule, and an acrylic adhesive selected from a compound of a polyisocyanate, a melamine-formaldehyde resin, and an epoxy resin can be used. Agent.

黏著劑層3之形成可與通常之切割帶同樣地,於形成於基材膜之中間樹脂層上塗佈黏著劑而製造,黏著劑之塗佈只要於塗佈中間樹脂層之後即可,但若中間樹脂層為藉由放射線照射而調整儲存彈性模數者,則必須於中間樹脂層藉由放射線而硬化後進行塗佈。The adhesive layer 3 can be formed by applying an adhesive to the intermediate resin layer formed on the base film in the same manner as a normal dicing tape. The application of the adhesive can be carried out after the application of the intermediate resin layer. When the intermediate resin layer is adjusted to store the elastic modulus by radiation, it is necessary to apply the film after the intermediate resin layer is cured by radiation.

接著劑層4係於貼合半導體晶圓等並進行切割後拾取晶片時,與黏著劑層3剝離並附著於晶片,且係用作為將晶片固定於基板或引線框架時之接著劑。接著劑層4無特別限定,只要為一般使用於切割-黏晶膜中之膜狀接著劑即可,例如可使用:被用於接著劑之公知之聚醯亞胺樹脂、聚醯胺樹脂、聚醚醯亞胺樹脂、聚醯胺醯亞胺樹脂、聚酯樹脂、聚酯醯亞胺樹脂、苯氧樹脂、聚碸樹脂、聚醚碸樹脂、聚苯硫醚(polyphenylene sulfide)樹脂、聚醚酮樹脂、氯化聚丙烯樹脂、丙烯酸樹脂、聚胺酯樹脂、環氧樹脂、聚丙烯醯胺樹脂、三聚氰胺樹脂等或其混合物。又,為了強化對晶片或引線框架之接著力,理想的是將矽烷偶合劑或鈦偶合劑作為添加劑而加入至上述材料或其混合物中。又,環氧樹脂之一部分或全部亦可使用螯合改質環氧樹脂。其厚度可適當設定,較佳為5~100μm左右。The adhesive layer 4 is obtained by bonding a semiconductor wafer or the like and dicing it, and then picking up the wafer, peeling off the adhesive layer 3 and adhering it to the wafer, and using it as an adhesive for fixing the wafer to the substrate or the lead frame. The coating layer 4 is not particularly limited as long as it is a film-like adhesive generally used in a dicing-mulet film, and for example, a known polyimine resin or a polyamide resin used for an adhesive can be used. Polyether phthalimide resin, polyamidimide resin, polyester resin, polyester phthalimide resin, phenoxy resin, polyfluorene resin, polyether oxime resin, polyphenylene sulfide resin, poly An ether ketone resin, a chlorinated polypropylene resin, an acrylic resin, a polyurethane resin, an epoxy resin, a polypropylene guanamine resin, a melamine resin, or the like, or a mixture thereof. Further, in order to reinforce the adhesion to the wafer or the lead frame, it is desirable to add a decane coupling agent or a titanium coupling agent as an additive to the above materials or a mixture thereof. Further, a chelate-modified epoxy resin may be used in part or all of the epoxy resin. The thickness can be appropriately set, and is preferably about 5 to 100 μm.

[前步驟][pre-step]

以下,依序對半導體裝置之製造方法進行說明。Hereinafter, a method of manufacturing a semiconductor device will be described in order.

首先,依照眾所周知之製造製程,於由單晶矽所構成之半導體晶圓11之主面形成積體電路後,利用研磨機研磨半導體晶圓11之背面,藉由蝕刻去除損傷層,使其變薄至例如20μm~50μm左右為止。First, an integrated circuit is formed on the main surface of the semiconductor wafer 11 composed of a single crystal germanium according to a well-known manufacturing process, and then the back surface of the semiconductor wafer 11 is polished by a grinder, and the damaged layer is removed by etching. It is as thin as about 20 μm to 50 μm, for example.

[切割步驟][Cutting step]

圖2係表示切割步驟之說明圖。於切割時,預先於半導體晶圓11之背面(積體電路形成面之相反側之面)貼附切割-黏晶膜10。又,藉由環狀框5固定切割-黏晶膜10之外周,從而防止切割-黏晶膜10之彎曲。Fig. 2 is an explanatory view showing a cutting step. At the time of dicing, the dicing die-bonding film 10 is attached in advance to the back surface of the semiconductor wafer 11 (the surface opposite to the surface on which the integrated circuit is formed). Further, the outer periphery of the dicing die-bonding film 10 is fixed by the annular frame 5, thereby preventing the dicing-mud film 10 from being bent.

繼而,於將切割-黏晶膜10之背面(半導體晶片13之相反側)吸附於吸附台14之上面之狀態下,藉由切割刮片12切割半導體晶圓11之上面,而分割為呈格子狀排列之多個矩形半導體晶片13。此時,切割-黏晶膜10係僅將其厚度方向之一半左右切斷,而保持被分割之各個半導體晶片13之排列狀態。Then, in a state where the back surface of the dicing die-bonding film 10 (opposite side of the semiconductor wafer 13) is adsorbed on the upper surface of the adsorption stage 14, the upper surface of the semiconductor wafer 11 is cut by the dicing blade 12, and is divided into lattices. A plurality of rectangular semiconductor wafers 13 are arranged in a shape. At this time, the dicing-mud film 10 is cut only by about one-half of the thickness direction thereof, and the arrangement state of the divided semiconductor wafers 13 is maintained.

再者,於圖2中,對於切割-黏晶膜10之各構成及半導體晶片13,為了便於說明而以大於實際之厚度進行圖示、又,半導體晶片13之個體數亦少於實際地進行圖示而加以簡化。In addition, in FIG. 2, the respective structures of the dicing die-bonding film 10 and the semiconductor wafer 13 are shown in a larger than actual thickness for convenience of explanation, and the number of individual semiconductor wafers 13 is also less than actual. Simplified by the illustration.

[放射線照射步驟][radiation irradiation step]

於中間樹脂層2或黏著劑層3使用放射線硬化性者之情形時,如圖3所示,自切割-黏晶膜10之背面側進行放射線照射。When the intermediate resin layer 2 or the adhesive layer 3 is used for radiation curability, as shown in FIG. 3, radiation is irradiated from the back side of the dicing-mud film 10.

藉此,實現中間樹脂層2之硬化或黏著劑層3之黏著性之降低,提高半導體晶片13之剝離性。Thereby, the curing of the intermediate resin layer 2 or the adhesion of the adhesive layer 3 is lowered, and the peelability of the semiconductor wafer 13 is improved.

[切割-黏晶膜之設置步驟][Cut-adhesive film setting steps]

其次,以自切割-黏晶膜10之背面側深入環狀框5之內側之方式安裝擴張環8(參照圖9)。藉此,切割-黏晶膜10係以晶圓安裝位置為中心於放射線方向受到張力,而於水平方向上不鬆弛地被拉伸。Next, the expansion ring 8 is attached so as to penetrate the inner side of the annular frame 5 from the back side of the dicing-mud film 10 (see FIG. 9). Thereby, the dicing-bonding film 10 is subjected to tension in the radial direction centering on the wafer mounting position, and is stretched without looseness in the horizontal direction.

[半導體晶片之抵壓步驟][Pressure step of semiconductor wafer]

切割-黏晶膜10上之各半導體晶片13係於進行拾取前,自其背面側隔著切割-黏晶膜10而逐個被進行抵壓作業。Each of the semiconductor wafers 13 on the dicing-mud film 10 is subjected to a pressing operation one by one from the back side thereof via the dicing die-bonding film 10 before picking up.

該各半導體晶片13之抵壓作業係藉由半導體晶片13之拾取裝置20而執行。The pressing operation of each of the semiconductor wafers 13 is performed by the pickup device 20 of the semiconductor wafer 13.

圖4係表示拾取裝置20之主要部分之部分剖面圖。該拾取裝置20包含:抽吸台21,其於上面形成有無數個抽吸口21a,且抽吸所載置之切割-黏晶膜10;真空腔室(省略圖示),其於抽吸台21之正下方進行真空抽吸,而自抽吸口21a朝下方進行抽吸;頭部22,其可於真空腔室內,移動定位於水平面上之任意位置;第一與第二抵壓構件25、26,其載承於頭部22,且具備自下方抵壓切割-黏晶膜10之針23、24;及吸附夾頭27,其自上方吸附並拾取各半導體晶片13。4 is a partial cross-sectional view showing a main part of the pickup device 20. The pick-up device 20 includes a suction table 21 on which an infinite number of suction ports 21a are formed, and a cutting-mud film 10 placed thereon is sucked; a vacuum chamber (not shown) is used for suction Vacuum suction is performed directly under the table 21, and suction is performed downward from the suction port 21a; the head 22 can be moved in any position on the horizontal surface in the vacuum chamber; the first and second pressing members 25, 26, which is carried on the head 22, and has needles 23, 24 for pressing the dicing-mud film 10 from below; and an adsorption chuck 27 which adsorbs and picks up the respective semiconductor wafers 13 from above.

抽吸台21係於朝向水平之狀態下設置於真空腔室之上部,藉由對真空腔室內進行真空抽吸而自形成於抽吸台21之無數個抽吸口21a朝下方進行抽吸,從而可實現載置於抽吸台21之上面之切割-黏晶膜10之吸附保持。切割-黏晶膜10係使半導體晶片13之貼合面朝向上方,使背面側朝向下方而載置於抽吸台21之上面。The suction table 21 is disposed above the vacuum chamber in a state of being horizontal, and is suctioned downward from the innumerable suction ports 21a formed in the suction table 21 by vacuum suctioning the vacuum chamber. Thereby, the adsorption holding of the dicing-mud film 10 placed on the suction table 21 can be achieved. The dicing-mud film 10 is such that the bonding surface of the semiconductor wafer 13 faces upward, and the back surface side faces downward and is placed on the upper surface of the suction table 21.

吸附夾頭27係可上下移動地安裝於未圖示的頭部,該頭部係於吸附台21之上方而能夠定位於水平面上之任意位置上,並藉由致動器而進行上下移動。該吸附夾頭27連接於負壓源,將未圖示之下端部之吸附口吸附於半導體晶片13之上面,並向上方拉伸,藉此使半導體晶片13自切割-黏晶膜10剝離並進行拾取。The suction chuck 27 is attached to a head (not shown) so as to be movable up and down, and is positioned above the suction table 21 so as to be positioned at an arbitrary position on the horizontal surface, and is moved up and down by an actuator. The adsorption chuck 27 is connected to a negative pressure source, and the adsorption port at the lower end portion (not shown) is adsorbed on the upper surface of the semiconductor wafer 13 and stretched upward, whereby the semiconductor wafer 13 is peeled off from the dicing-mud film 10 and Pick up.

第一抵壓構件25係藉由利用X軸與Y軸之伺服電動機而可任意地移動之頭部22,定位於與吸附夾頭27相同之位置,並藉由未圖示之致動器而上升,隔著切割-黏晶膜10自下方抵壓半導體晶片13,促使半導體晶片13之剝離。圖5係表示第一抵壓構件25中之針23之自上方所觀察之配置的平面圖、如圖示般,第一抵壓構件25具備在較半導體晶片13之外緣部更內側之範圍內抵接之20根針23(圖4中進行省略而較少地圖示),隔著切割-黏晶膜10自下方抵壓成為拾取對象之半導體晶片13。由於切割-黏晶膜10整體地吸附於吸附台21,故而若僅一個半導體晶片13自下方受到抵壓,則切割-黏晶膜10之半導體晶片13之周圍部分在下方受到張力,因此緩慢地促使剝離,從而實現容易且順利之剝離。The first pressing member 25 is positioned at the same position as the suction chuck 27 by the head 22 that can be arbitrarily moved by the X-axis and Y-axis servo motors, and is provided by an actuator (not shown). Ascending, the semiconductor wafer 13 is pressed from below via the dicing-mulet film 10 to promote peeling of the semiconductor wafer 13. 5 is a plan view showing the arrangement of the needle 23 in the first pressing member 25 as viewed from above, and as shown, the first pressing member 25 is provided in a range further inside than the outer edge portion of the semiconductor wafer 13. The 20 needles 23 that are abutted (not shown in FIG. 4 and are less shown) are pressed against the semiconductor wafer 13 to be picked up from below by the dicing die-bonding film 10. Since the dicing-mud film 10 is entirely adsorbed to the adsorption stage 21, if only one semiconductor wafer 13 is pressed from below, the peripheral portion of the semiconductor wafer 13 of the dicing-mud film 10 is subjected to tension underneath, and thus slowly Promote stripping, resulting in easy and smooth stripping.

再者,各抵壓構件25、26之任一者均利用針23、24抵壓切割-黏晶膜之背面側,此時係利用形成於吸附台21之無數個吸附口21a,將各針23、24插通至該各吸附口21a,而抵壓其上側之切割-黏晶膜10。又,於圖4中較少地圖示各吸附口21a,實際上對應於半導體晶片13之寬度而形成有更多之吸附口21a。因此,於抵壓切割-黏晶膜10之任意位置之情形時,均可利用適當之吸附口21a。Further, each of the pressing members 25 and 26 presses the back side of the dicing die-bonding film by the needles 23 and 24, and at this time, the needles are used by the numerous adsorption ports 21a formed in the adsorption stage 21. 23, 24 are inserted into the respective adsorption ports 21a to press the cut-mud film 10 on the upper side thereof. Further, each of the adsorption ports 21a is shown less in FIG. 4, and actually more of the adsorption ports 21a are formed corresponding to the width of the semiconductor wafer 13. Therefore, a suitable adsorption port 21a can be utilized in the case of pressing any position of the dicing-mud film 10.

第二抵壓構件26與第一抵壓構件25不同,並非與吸附夾頭27同時進行動作,而較半導體晶片13之拾取更先執行,用以去除阻礙半導體晶片13之剝離的切割時之粉塵。Unlike the first pressing member 25, the second pressing member 26 does not operate simultaneously with the chucking chuck 27, but is performed earlier than the picking up of the semiconductor wafer 13 to remove dust during cutting that hinders peeling of the semiconductor wafer 13. .

該第二抵壓構件26係藉由頭部22而定位於作為目標之半導體晶片13之正下方,藉由未圖示之致動器而上升,隔著切割-黏晶膜10自下方抵壓半導體晶片13。The second pressing member 26 is positioned directly below the target semiconductor wafer 13 by the head 22, and is lifted by an actuator (not shown), and pressed against the dicing film 10 from below. Semiconductor wafer 13.

該第二抵壓構件26亦保持有朝向上方之四根針24,並自下方對目標之半導體晶片13進行特定位置之抵壓。圖6係表示四根針24對抵壓對象之矩形半導體晶片13進行抵壓之位置的平面圖。如圖示般,各針24配置成對於抵壓對象之半導體晶片13,自下方抵壓包圍其周圍之切割槽M之四個交點之位置。又,圖7係表示使抵壓構件22上升之狀態的動作說明圖,各針24可通過抽吸台21之抽吸口21a而抵壓台上面之切割-黏晶膜10。The second pressing member 26 also holds the four pins 24 facing upward, and presses the target semiconductor wafer 13 at a specific position from below. Fig. 6 is a plan view showing a position at which the four pins 24 press the rectangular semiconductor wafer 13 against which the object is pressed. As shown in the figure, each of the pins 24 is disposed to press against the position of the four intersections of the cutting grooves M surrounding the semiconductor wafer 13 against which the object is pressed. Moreover, FIG. 7 is an operation explanatory view showing a state in which the pressing member 22 is raised, and each of the needles 24 can press the cutting-mud film 10 on the upper surface of the table through the suction port 21a of the suction table 21.

圖8A係表示藉由第二抵壓構件26之通過各針24抵壓半導體晶片13前之狀態的放大剖面圖,圖8B係表示抵壓半導體晶片13後之狀態的放大剖面圖。8A is an enlarged cross-sectional view showing a state before the semiconductor wafer 13 is pressed by the respective pins 24 by the second pressing member 26, and FIG. 8B is an enlarged cross-sectional view showing a state in which the semiconductor wafer 13 is pressed.

於切割槽M中,藉由切削而自切割-黏晶膜10之各層產生粉塵D,並附著於槽內。其中,於接著劑層3(進而於黏著劑層2)之粉塵D在槽內跨越黏著層2與接著劑層3而附著之情形時,會阻礙半導體晶片13之拾取。In the dicing groove M, dust D is generated from each layer of the dicing-mud film 10 by cutting, and adheres to the groove. Among them, in the case where the dust D of the adhesive layer 3 (and further the adhesive layer 2) is adhered across the adhesive layer 2 and the adhesive layer 3 in the groove, the pickup of the semiconductor wafer 13 is hindered.

因此,藉由在進行拾取前,將四根針24抵壓於成為對象之半導體晶片13周圍之切割槽、於該實施形態中為成為包圍矩形之半導體晶片13之四邊之切割槽M之四個頂點位置,而對粉塵D賦予抵壓之衝擊或賦予由抵壓所產生之振動。Therefore, four pins 24 are pressed against the cutting grooves around the target semiconductor wafer 13 before the pick-up, and in the embodiment, four of the cutting grooves M which are the four sides of the semiconductor wafer 13 surrounding the rectangular shape. At the vertex position, the dust D is given an impact of the pressing force or the vibration generated by the pressing.

再者,以圓棒狀之各針24之中心位置與切割槽M之各交點之中心位置一致之方式進行第二抵壓構件26之定位。Further, the positioning of the second pressing member 26 is performed such that the center position of each of the round pins 24 coincides with the center position of each intersection of the cutting grooves M.

又,對各部分之尺寸進行例示,半導體晶片13之一邊為10~16[mm],針24之直徑為200~350[μm],切割槽之寬度為50[μm],切割-黏晶膜10之藉由各針24之上推量為10[μm]左右。Further, the dimensions of the respective portions are exemplified, and one side of the semiconductor wafer 13 is 10 to 16 [mm], the diameter of the needle 24 is 200 to 350 [μm], and the width of the dicing groove is 50 [μm], and the dicing-mud film is cut. The push of 10 on each of the needles 24 is about 10 [μm].

藉此,如圖8B所示,可振落附著之粉塵D,或使跨越黏著層2與接著劑層3之粉塵D分斷。Thereby, as shown in FIG. 8B, the adhered dust D can be shaken off or the dust D which crosses the adhesive layer 2 and the adhesive layer 3 can be broken.

再者,由於第一抵壓構件25與第二抵壓構件26使用相同規格之致動器作為其上下移動之驅動源,故而各針24之抵壓之移動速度、與半導體晶片之剝離時針23抵壓切割-黏晶膜之背面側時的上升速度相同。Further, since the first pressing member 25 and the second pressing member 26 use the actuator of the same specification as the driving source for the vertical movement, the moving speed of the pressing force of each of the pins 24 and the peeling timing of the semiconductor wafer 23 The rate of rise when pressing the back side of the cut-mud film is the same.

用以去除粉塵D之抵壓可沿著切割槽M而抵壓半導體晶片13之周圍整體,亦可如該抵壓構件26般局部地進行抵壓。第二抵壓構件26係抵壓橫向之切割槽M與縱向之切割槽M之交點部分,切割槽M之交叉部分容易產生粉塵D之產生及附著,藉由抵壓該點,可更為有效地進行附著去除。The pressing force for removing the dust D can press the entire periphery of the semiconductor wafer 13 along the cutting groove M, or can be locally pressed as the pressing member 26. The second pressing member 26 is pressed against the intersection of the lateral cutting groove M and the longitudinal cutting groove M, and the intersection of the cutting groove M is likely to generate generation and adhesion of the dust D, which is more effective by pressing the point. The attachment is removed.

又,第二抵壓構件26之各針24之外徑大於切割槽M之寬度,於抵壓時亦含在半導體晶片13之外緣部而進行抵壓,可如此對切割槽M及半導體晶片13之外緣部進行抵壓。又,亦能夠以與半導體晶片13不重疊之方式以較窄之寬度僅抵壓切割槽M。Moreover, the outer diameter of each of the pins 24 of the second pressing member 26 is larger than the width of the cutting groove M, and is also contained at the outer edge of the semiconductor wafer 13 during pressing, so that the cutting groove M and the semiconductor wafer can be thus 13 The outer edge is pressed. Further, it is also possible to press only the cutting groove M with a narrow width so as not to overlap the semiconductor wafer 13.

若藉由上述第二抵壓構件26而進行半導體晶片13之周圍之四點的抵壓,則頭部22將第一抵壓構件25定位於同一半導體晶片13,同時將吸附夾頭27定位於同一半導體晶片13之正上方,使吸附夾頭27下降而吸附半導體晶片13。繼而,使吸附夾頭27上升,同時使第一抵壓構件25上升而自下方抵壓半導體晶片13。由於切割槽M內之粉塵D藉由上述第二抵壓構件26之抵壓而去除或自跨越接著劑層4與黏著劑層3之邊界之狀態分離,故而半導體晶片13自作為剝離之邊界線K(參照圖8B)之黏著劑層3與接著劑層4之邊界面良好地剝離,從而由吸附夾頭27拾取半導體晶片13。When the four points around the semiconductor wafer 13 are pressed by the second pressing member 26, the head 22 positions the first pressing member 25 on the same semiconductor wafer 13 while positioning the adsorption chuck 27 at Immediately above the same semiconductor wafer 13, the chuck 13 is lowered to adsorb the semiconductor wafer 13. Then, the chuck 13 is raised, and the first pressing member 25 is raised to press the semiconductor wafer 13 from below. Since the dust D in the cutting groove M is removed by the pressing of the second pressing member 26 or separated from the state of the boundary between the adhesive layer 4 and the adhesive layer 3, the semiconductor wafer 13 serves as a boundary line for peeling off. The boundary surface between the adhesive layer 3 and the adhesive layer 4 of K (refer to FIG. 8B) is favorably peeled off, so that the semiconductor wafer 13 is picked up by the adsorption chuck 27.

再者,此處例示了對於一個半導體晶片13連續地進行用以去除粉塵之第二抵壓構件25之抵壓與拾取之動作例,但並不限於此,亦可例如對於全部之半導體晶片13,先結束用以去除粉塵之第二抵壓構件25之抵壓後,執行各半導體晶片13之拾取。Here, an example of the operation of pressing and picking up the second pressing member 25 for removing dust from one semiconductor wafer 13 is exemplified here, but is not limited thereto, and for example, for all the semiconductor wafers 13 After the pressing of the second pressing member 25 for removing the dust is completed, the pickup of each of the semiconductor wafers 13 is performed.

[基板構裝步驟][Substrate assembly step]

將所拾取之半導體晶片13搬送至基板構裝步驟,經由接著劑等而構裝於配線基板上,經由Au金屬線而與配線基板之電極電性連接。The picked semiconductor wafer 13 is transferred to the substrate assembly step, and is mounted on the wiring substrate via an adhesive or the like, and electrically connected to the electrodes of the wiring substrate via the Au metal wires.

繼而,構裝半導體晶片,以模具樹脂將配線基板密封並封裝化,從而結束製造之步驟。Then, the semiconductor wafer is mounted, and the wiring substrate is sealed and encapsulated with a mold resin, thereby completing the manufacturing step.

[實施形態之效果][Effect of the embodiment]

如上所述,於上述半導體裝置之製造方法中,於拾取步驟中,在自切割-黏晶膜10剝離半導體晶片之拾取步驟前,自下方抵壓該半導體晶片13之周圍之切割槽M之四個頂點位置,藉此去除附著於切割槽M內之各部分之粉塵D,或將跨越接著劑層4與黏著劑層3之狀態之粉塵D分離,其結果,於接著劑層4與黏著劑層3之邊界在半導體晶片13剝離時由粉塵D所產生之阻礙得以抑制,從而拾取作業之成功率提高。As described above, in the above-described manufacturing method of the semiconductor device, in the pickup step, before the pickup step of peeling off the semiconductor wafer from the dicing die-bonding film 10, the fourth cutting groove M around the semiconductor wafer 13 is pressed from below. The apex position, thereby removing the dust D adhering to each portion in the cutting groove M, or separating the dust D in a state of crossing the adhesive layer 4 and the adhesive layer 3, and as a result, the adhesive layer 4 and the adhesive The boundary of the layer 3 is suppressed by the dust D when the semiconductor wafer 13 is peeled off, so that the success rate of the pickup operation is improved.

[其他實施形態[1]][Other embodiments [1]]

拾取之方法並不限於如上所述般一面藉由第一抵壓機構25之各針23抵壓半導體晶片13之中央部,一面自上方進行拾取之方法。The method of picking up is not limited to the method of picking up from the top side while the central portion of the semiconductor wafer 13 is pressed by the respective pins 23 of the first pressing mechanism 25 as described above.

例如,亦可如圖9所示,使用拾取裝置30,其保持安裝有擴張環8之半導體晶片13及切割-黏晶膜10,於其下方具備沿著水平面可任意地移動定位且可升降之吸附頭31,並於半導體晶片13之上方具備未圖示之吸附夾頭。For example, as shown in FIG. 9, a pick-up device 30 can be used which holds the semiconductor wafer 13 and the dicing die-bonding film 10 on which the expansion ring 8 is mounted, and has a position along the horizontal plane that can be arbitrarily moved and can be lifted and lowered. The adsorption head 31 is provided with an adsorption chuck (not shown) above the semiconductor wafer 13.

圖10係吸附頭31之平面圖,圖11係吸附頭31之沿著垂直面之剖面圖。Figure 10 is a plan view of the adsorption head 31, and Figure 11 is a cross-sectional view of the adsorption head 31 along a vertical plane.

拾取裝置30之吸附頭31係於內部進行真空抽吸,並且於其上面形成有六個抽吸口32。The suction head 31 of the pickup device 30 is internally vacuum-drawn, and six suction ports 32 are formed thereon.

進而,其具備可動蓋34,該可動蓋34係於吸附頭31之上面形成凹部33,並且嵌合於該凹部33,且藉由沿著頭部上面滑動而開閉凹部33。Further, the movable cover 34 is formed with a concave portion 33 formed on the upper surface of the adsorption head 31, and is fitted to the concave portion 33, and the concave portion 33 is opened and closed by sliding along the upper surface of the head portion.

於圖10中,以雙點劃線表示對於成為拾取對象之半導體晶片13適當地定位吸附頭31之情形時的半導體晶片13之位置。如圖示般,凹部32及可動蓋34設定為寬度略窄於半導體晶片13。並且,各抽吸口32以沿著凹部33之外緣部成為該凹部33之大致內側之方式而配置。In FIG. 10, the position of the semiconductor wafer 13 in the case where the adsorption head 31 is appropriately positioned with respect to the semiconductor wafer 13 to be picked up is indicated by a chain double-dashed line. As shown, the recess 32 and the movable cover 34 are set to have a width slightly narrower than the semiconductor wafer 13. Further, each of the suction ports 32 is disposed such that the outer edge portion of the concave portion 33 is substantially inside of the concave portion 33.

為了進行半導體晶片13之拾取,自成為對象之半導體晶片13剝離切割-黏晶膜10時,於關閉可動蓋34之狀態下將吸附夾頭與吸附頭31定位於半導體晶片13之正下方,藉由吸附夾頭與吸附頭31而於上下進行抽吸。即便於關閉可動蓋34之狀態下,各抽吸口32亦為成為若干開口之狀態,藉此將切割-黏晶膜10之背面吸附於吸附頭31之上面。繼而,若使可動蓋34緩慢地滑動,則如圖12所示,凹部33緩慢地開口,且該凹部33之內部空間藉由抽吸口32而減壓,因此對應於可動蓋34之打開量,自半導體晶片13之背面側剝離。再者,接著劑層4及黏著劑層3雖省略圖示,但該等邊界剝離。繼而,藉由打開可動蓋34至半導體晶片13之寬度為止,而可對半導體晶片13之背面整體實施剝離。In order to pick up the semiconductor wafer 13, when the dicing die 101 is peeled off from the target semiconductor wafer 13, the chuck and the absorbing head 31 are positioned directly under the semiconductor wafer 13 with the movable cover 34 closed. The suction is performed up and down by the adsorption chuck and the adsorption head 31. That is, in a state in which the movable cover 34 is closed, the suction ports 32 are also in a state of being opened, whereby the back surface of the dicing die-bonding film 10 is adsorbed on the upper surface of the adsorption head 31. Then, when the movable cover 34 is slowly slid, as shown in FIG. 12, the recessed portion 33 is slowly opened, and the internal space of the recessed portion 33 is decompressed by the suction port 32, thus corresponding to the opening amount of the movable cover 34. Stripped from the back side of the semiconductor wafer 13. Further, although the adhesive layer 4 and the adhesive layer 3 are not shown in the drawings, the boundaries are peeled off. Then, by opening the movable cover 34 to the width of the semiconductor wafer 13, the entire back surface of the semiconductor wafer 13 can be peeled off.

又,於該吸附頭30內設置有與上述第二抵壓構件24相同構造之抵壓構件35。該抵壓構件35亦成為如下構造:具備抵壓半導體晶片13之周圍之切割槽M之四個交叉位置的四根針36,且藉由致動器37而賦予上下移動。又,於吸附頭31之上面,如圖10所示,在對於半導體晶片13相當於四個角部之位置形成有貫通孔38,可使抵壓構件35之各針36自該貫通孔38突出。Further, a pressing member 35 having the same structure as that of the second pressing member 24 is provided in the adsorption head 30. The pressing member 35 also has a structure in which four needles 36 that press the four intersecting positions of the cutting grooves M around the semiconductor wafer 13 are provided, and are moved up and down by the actuator 37. Further, on the upper surface of the adsorption head 31, as shown in FIG. 10, a through hole 38 is formed at a position corresponding to the four corner portions of the semiconductor wafer 13, and the respective needles 36 of the pressing member 35 can be protruded from the through hole 38. .

即,於使切割-黏晶膜10之背面吸附於吸附頭31之上面至打開可動蓋34之前,使抵壓構件35上升,藉由各針36自下方抵壓半導體晶片13之四角附近。藉此,將切割槽M內之粉塵D去除或使其自跨越兩層3、4之狀態分離。That is, after the back surface of the dicing die-bonding film 10 is adsorbed on the upper surface of the adsorption head 31 until the movable cover 34 is opened, the pressing member 35 is raised, and the respective pins 36 press the vicinity of the four corners of the semiconductor wafer 13 from below. Thereby, the dust D in the cutting groove M is removed or separated from the state of crossing the two layers 3, 4.

繼而,藉由打開可動蓋34,而對於半導體晶片13進行切割-黏晶膜10之黏著劑層3與接著劑層4之剝離。其後,吸附夾頭拾取半導體晶片13,此後進行與上述相同之步驟。Then, by opening the movable cover 34, the semiconductor wafer 13 is etched and the adhesive layer 3 of the die-bonding film 10 is peeled off from the adhesive layer 4. Thereafter, the adsorption chuck picks up the semiconductor wafer 13, and thereafter the same steps as described above are performed.

[其他實施形態[2]][Other embodiments [2]]

關於拾取之方法,進而表示其他實施形態。Regarding the method of picking up, another embodiment is shown.

如上述圖9之例般,亦可使用拾取裝置40而進行拾取及粉塵D之去除,該拾取裝置40係保持構裝有擴張環8之半導體晶片13及切割-黏晶膜10,於其下方具備沿著水平面可任意地移動定位且可升降之吸附頭41,且於半導體晶片13之上方具備未圖示之吸附夾頭。As in the case of the above-described FIG. 9, the pick-up device 40 can be used for picking up and removing the dust D. The pick-up device 40 holds the semiconductor wafer 13 and the dicing-mu-film 10 which are equipped with the expansion ring 8 underneath. The adsorption head 41 which is arbitrarily movable along the horizontal plane and which can be moved up and down is provided, and an adsorption chuck (not shown) is provided above the semiconductor wafer 13.

圖13係吸附頭41之平面圖,圖14係吸附頭41之沿著垂直面之剖面圖。Figure 13 is a plan view of the adsorption head 41, and Figure 14 is a cross-sectional view of the adsorption head 41 along a vertical plane.

拾取裝置40之吸附頭41係於內部進行真空處理,並且於其上面形成有多個抽吸口42。The adsorption head 41 of the pickup device 40 is internally vacuum-treated, and a plurality of suction ports 42 are formed thereon.

進而,吸附頭41係於其上面中央以成為同心之方式設置有矩形狀之突出塊43、44、45。中心之突出塊43為四角柱狀,其外側之突出塊44係以包圍突出塊43之周圍之方式形成為四角框狀,進而其外側之突出塊45係以包圍突出塊44之方式而形成為四角框狀。並且,突出塊45設定為與成為拾取對象之半導體晶片13大致相同之大小。Further, the adsorption head 41 is provided at the center of the upper surface thereof so as to be concentrically provided with rectangular projections 43, 44 and 45. The protruding block 43 at the center has a quadrangular prism shape, and the protruding block 44 on the outer side is formed in a quadrangular frame shape so as to surround the periphery of the protruding block 43, and the protruding block 45 on the outer side is formed to surround the protruding block 44. Square frame. Further, the protruding block 45 is set to have substantially the same size as the semiconductor wafer 13 to be picked up.

該等三個突出塊43、44、45係於使各自之上端面一致之狀態下同時朝上方開始突出,於某特定之突出量,最外側之突出塊45停止上升,進而上升,於一定之突出量第二突出塊44停止,繼而中心之突出塊43於最突出之狀態下停止。具結果,突出塊43~45於突出狀態下,如圖14之雙點劃線所示般可成為中央部最突出之大致棱錐狀而突出。藉由在該狀態下依序進行突出動作,而於自半導體晶片13剝離切割-黏晶膜10(正確的是切割-黏晶膜10之黏著劑層3與接著劑層4)時,可自半導體晶片13之外側依序剝離,而緩慢地促使剝離,因此可實現保護半導體晶片。The three protruding blocks 43, 44, and 45 are simultaneously protruded upward while the upper end faces thereof are aligned, and the outermost protruding block 45 stops rising and then rises at a certain amount of protrusion. The protruding amount second projecting block 44 is stopped, and then the center protruding block 43 is stopped in the most protruding state. As a result, in the protruding state, the protruding blocks 43 to 45 can be formed in a substantially pyramidal shape in which the center portion is most protruded as shown by a chain double-dashed line in Fig. 14 . By performing the protruding operation in this state in sequence, the dicing die-bonding film 10 (correctly the adhesive layer 3 and the adhesive layer 4 of the dicing-mud film 10) is peeled off from the semiconductor wafer 13 The outer side of the semiconductor wafer 13 is sequentially peeled off, and the peeling is slowly promoted, so that the semiconductor wafer can be protected.

再者,三個塊43~45只要以上述順序進行動作,則可針對各塊加以裝備使其上下移動之三個致動器,亦能夠以機械地連動之方式於各塊間賦予連動構造。Further, when the three blocks 43 to 45 are operated in the above-described order, the three actuators that are equipped to move the respective blocks up and down can be provided with a interlocking structure between the blocks in a mechanically interlocking manner.

又,於該吸附頭41上,設置有與上述各抵壓構件24、35同樣地用以進行粉塵D之處理之抵壓構件46。該抵壓構件46係對包圍半導體晶片13之周圍之切割槽M之矩形狀之範圍整體進行抵壓的四角形狀之框體,且成為藉由未圖示之致動器而賦予上下移動之構造。Further, the suction head 41 is provided with a pressing member 46 for performing the treatment of the dust D in the same manner as the above-described pressing members 24 and 35. The pressing member 46 is a four-corner frame that is pressed against the entire rectangular shape of the cutting groove M surrounding the semiconductor wafer 13, and is configured to be vertically moved by an actuator (not shown). .

該矩形框狀之抵壓構件46係於其內側包含上述突出塊43~45,且以包圍該等塊43~45之方式配置於吸附頭41上。The rectangular frame-shaped pressing member 46 includes the protruding blocks 43 to 45 on the inner side thereof, and is disposed on the adsorption head 41 so as to surround the blocks 43 to 45.

即,使頭部41內成為真空狀態,於使切割-黏晶膜10之背面吸附於吸附頭41之上面至開始各突出塊43~45之上升動作之前,僅使抵壓構件46上升,而自下方抵壓半導體晶片13之周圍。藉此,將切割槽M內之粉塵D去除或使其自跨越兩層3、4之狀態分離。In other words, the inside of the head portion 41 is brought into a vacuum state, and only the pressing member 46 is raised before the back surface of the dicing die-bonding film 10 is adsorbed on the upper surface of the adsorption head 41 until the upward movement of the respective protruding blocks 43 to 45 is started. The periphery of the semiconductor wafer 13 is pressed from below. Thereby, the dust D in the cutting groove M is removed or separated from the state of crossing the two layers 3, 4.

繼而,如上所述,使各突出塊43~45上升,對半導體晶片13進行切割-黏晶膜10之黏著劑層3與接著劑層4之剝離。其後,吸附夾頭拾取半導體晶片13,此後進行與上述相同之步驟。Then, as described above, the respective protruding blocks 43 to 45 are raised, and the semiconductor wafer 13 is diced to peel off the adhesive layer 3 of the adhesive film 10 and the adhesive layer 4. Thereafter, the adsorption chuck picks up the semiconductor wafer 13, and thereafter the same steps as described above are performed.

再者,如上述般抵壓構件46係與各突出塊43~45分別進行動作,因此必須另外設置與該等不同之獨立之驅動源。Further, since the pressing member 46 and the respective protruding blocks 43 to 45 operate as described above, it is necessary to separately provide separate driving sources different from those of the above.

[其他][other]

再者,於上述各實施形態中,關於用以進行切割之粉塵D之處理的抵壓構件24、35、46,任一者均例示了載承於拾取裝置之例,但並不限於此。即,亦能夠以下述方式構成:另外獨立設置與拾取裝置不同之用以進行粉塵D之處理的專用處理裝置,利用該處理裝置進行粉塵D之處理後,將切割-黏晶膜10及半導體晶片13搬送至拾取裝置,進行拾取動作。Further, in each of the above-described embodiments, the pressing members 24, 35, and 46 for performing the process of cutting the dust D are exemplified as being carried by the pick-up device, but the invention is not limited thereto. In other words, it is also possible to separately provide a special processing device for performing the processing of the dust D differently from the pick-up device, and after the dust D is processed by the processing device, the dicing film 10 and the semiconductor wafer are cut. 13 Transfer to the pick-up device to perform the picking operation.

又,上述抵壓構件24、35、46之任一者均對一個半導體晶片13進行粉塵D之處理,但亦可成為如下構成:如圖15A之平面圖所示之抵壓構件51之例般,具備針52,該針52係可對鄰接之多個(此處例示四個)半導體晶片13同時抵壓其周圍之切割槽之交點位置。Further, any one of the pressing members 24, 35, and 46 performs the dust D treatment on one semiconductor wafer 13, but may be configured as in the case of the pressing member 51 shown in the plan view of Fig. 15A. A needle 52 is provided which is capable of simultaneously pressing a plurality of adjacent (four illustrated here) semiconductor wafers 13 against the intersection of the cutting grooves therearound.

又,亦可成為如下構成:如圖15B之平面圖所示之抵壓構件53之例般,設為可對鄰接之多個(此處例示四個)半導體晶片13同時抵壓其周圍之切割槽整體的框狀。Further, as in the case of the pressing member 53 shown in the plan view of Fig. 15B, it is possible to simultaneously press the adjacent plurality of (four illustrated here) semiconductor wafers 13 against the cutting groove around the same. The overall frame shape.

又,亦可利用一根針構成用以進行粉塵處理之抵壓構件,如圖16所示之例般,使抵壓位置沿著成為對象之半導體晶片13之周圍之切割槽移動,以描畫為矩形狀之方式進行抵壓。Further, the pressing member for performing the dust treatment may be constituted by one needle, and as shown in FIG. 16, the pressing position is moved along the cutting groove around the target semiconductor wafer 13, and the drawing is performed as The rectangular shape is pressed.

[實施例][Examples]

其次,對於使用各種切割-黏晶膜進行半導體晶片之拾取及事先之半導體晶片周圍之抵壓之情形的各實施例1~5、及與各實施形態1~5條件相等且未進行半導體晶片周圍之抵壓之比較例1~5,進行拾取之成功率之比較試驗。Next, each of Examples 1 to 5 in which semiconductor wafers were picked up and pressed around the semiconductor wafer using various dicing-bonding films, and the conditions of Embodiments 1 to 5 were equal and no semiconductor wafer was used. In Comparative Examples 1 to 5, the comparison test of the success rate of picking was performed.

以下,對該比較試驗之結果進行說明。Hereinafter, the results of the comparative test will be described.

上述比較試驗之適用條件係如上述表1所示。The applicable conditions of the above comparative test are as shown in Table 1 above.

又,表1之接著劑層、黏著劑層、中間樹脂層之類別係如下所述。Further, the types of the adhesive layer, the adhesive layer, and the intermediate resin layer of Table 1 are as follows.

[接著劑層之環氧系(1)][Epoxy system of the adhesive layer (1)]

於由作為環氧樹脂之甲酚酚醛清漆型環氧樹脂(環氧當量為197,分子量為1200,軟化點為70℃)50質量份、作為矽烷偶合劑之γ-巰丙基三甲氧基矽烷1.5質量份、γ-脲丙基三乙氧基矽烷3質量份、平均粒徑16nm之二氧化矽填充物30質量份所構成之組合物中,添加環己酮並攪拌混合,進而使用珠磨機混練90分鐘。Γ-mercaptopropyltrimethoxydecane as a decane coupling agent, which is a cresol novolak type epoxy resin (epoxy equivalent: 197, molecular weight 1200, softening point: 70 ° C) as an epoxy resin, 50 parts by mass. 1.5 parts by mass, 3 parts by mass of γ-ureidopropyltriethoxydecane, and 30 parts by mass of a cerium oxide filler having an average particle diameter of 16 nm, cyclohexanone was added thereto, stirred and mixed, and further used as a bead mill. Machine mixing for 90 minutes.

於其中添加丙烯酸樹脂(質量平均分子量:80萬,玻璃轉移溫度為-17℃)100質量份、作為6官能基丙烯酸酯單體之二新戊四醇六丙烯酸酯5份、作為硬化劑之六亞甲基二異氰酸酯之加合物0.5份、Curezol 2PZ(四國化成股份有限公司製造,商品名:2-苯咪唑)2.5份,進行攪拌混合並真空除氣,從而獲得接著劑。100 parts by mass of an acrylic resin (mass average molecular weight: 800,000, glass transition temperature: -17 ° C), 5 parts of dipentaerythritol hexaacrylate as a 6-functional acrylate monomer, and 6 as a hardener 0.5 part of an adduct of methylene diisocyanate and 2.5 parts of Curezol 2PZ (manufactured by Shikoku Chemicals Co., Ltd., trade name: 2-benzimidazole) were stirred and mixed, and vacuum-degassed to obtain an adhesive.

將接著劑以乾燥後之厚度成為表1所示之厚度之方式塗佈於厚度為25μm之經脫模處理之聚對苯二甲酸乙二酯膜上,於110℃下加熱乾燥1分鐘,製作接著膜。The adhesive was applied to a release-treated polyethylene terephthalate film having a thickness of 25 μm after the thickness of the dried layer became the thickness shown in Table 1, and dried by heating at 110 ° C for 1 minute to prepare. Then the film.

[接著劑層之環氧系(2)][Epoxy system of the adhesive layer (2)]

於由作為環氧樹脂之EP-49-23(ADEKA股份有限公司製造之商品名,螯合改質雙酚F型環氧樹脂,環氧當量為175g/eq)50質量份、作為酚樹脂之Milex XLC-LL(三井化學股份有限公司製造之商品名,羥基當量為175g/eq,吸水率為1.8%,於350℃下之加熱重量減少率為4%)50質量份、作為硬化促進劑之Curezol 2PZ(四國化成股份有限公司製造之商品名,2-苯咪唑)0.4質量份、及丙烯酸樹脂SG-708-6(Nagase ChemteX股份有限公司製造之商品名,重量平均分子量為70萬,玻璃轉移溫度為6℃)200質量份所構成之接著劑組合物中,添加甲基乙基酮,並攪拌混合,而製作接著劑清漆。將所製作之接著劑組合物之接著劑清漆以乾燥後之厚度成為20μm之方式塗佈於脫模膜上,使其於110℃下乾燥3分鐘,而製作接著膜。50 parts by mass of EP-49-23 (trade name, chelating modified bisphenol F type epoxy resin, epoxy equivalent: 175 g/eq), which is an epoxy resin, as a phenol resin Milex XLC-LL (trade name, manufactured by Mitsui Chemicals Co., Ltd., hydroxyl equivalent: 175 g/eq, water absorption: 1.8%, heating weight reduction at 350 ° C, 4%) 50 parts by mass, as a hardening accelerator Curezol 2PZ (trade name manufactured by Shikoku Chemicals Co., Ltd., 2-benzimidazole) 0.4 parts by mass, and acrylic resin SG-708-6 (trade name manufactured by Nagase ChemteX Co., Ltd., weight average molecular weight: 700,000, glass To the adhesive composition comprising 200 parts by mass of a transfer temperature of 6 ° C), methyl ethyl ketone was added, and the mixture was stirred and mixed to prepare an adhesive varnish. The adhesive varnish of the produced adhesive composition was applied onto a release film so as to have a thickness of 20 μm after drying, and dried at 110 ° C for 3 minutes to prepare a film.

[黏著劑層(1)][Adhesive layer (1)]

於溶劑之甲苯400g中,適當調整滴加量而添加丙烯酸正丁酯128g、丙烯酸2-乙基己酯307g、甲基丙烯酸甲酯67g、甲基丙烯酸1.5g、作為聚合起始劑之過氧化苯甲醯之混合液,並調整反應溫度及反應時間,而獲得具有官能基之化合物(1)之溶液。In 400 g of toluene in a solvent, 128 g of n-butyl acrylate, 307 g of 2-ethylhexyl acrylate, 67 g of methyl methacrylate, and 1.5 g of methacrylic acid were added as appropriate as a polymerization initiator. A mixture of benzamidine and a reaction temperature and a reaction time are adjusted to obtain a solution of the compound (1) having a functional group.

其次,於該聚合物溶液中,適當調整滴液量而添加作為具有放射線硬化性碳-碳雙鍵及官能基之化合物(2)之另外由甲基丙烯酸與乙二醇所合成之2-甲基丙烯酸羥乙酯2.5g、作為聚合抑制劑之對苯二酚,並調整反應溫度及反應時間,而獲得具有放射線硬化性碳-碳雙鍵之化合物(A)之溶液。繼而,相對於化合物(A)溶液中之化合物(A)100質量份,而添加1質量份之作為聚異氰酸酯(B)之Nippon Polyurethane公司製造:Coronate L,並將0.5質量份之作為光聚合起始劑之日本Ciba-Geigy公司製造:Irgacure 184、作為溶劑之乙酸乙酯150質量份添加於化合物(A)中加以混合,而獲得放射線硬化性之黏著劑組合物。Next, in the polymer solution, the amount of the liquid to be added is appropriately adjusted, and the compound (2) having a radiation-curable carbon-carbon double bond and a functional group is additionally added to the 2-methyl group synthesized from methacrylic acid and ethylene glycol. 2.5 g of hydroxyethyl acrylate, hydroquinone as a polymerization inhibitor, and a reaction temperature and a reaction time were adjusted to obtain a solution of the compound (A) having a radiation curable carbon-carbon double bond. Then, with respect to 100 parts by mass of the compound (A) in the solution of the compound (A), 1 part by mass of Nippon Polyurethane Co., Ltd., which is a polyisocyanate (B), is added: Coronate L, and 0.5 part by mass is used as a photopolymerization. The initiator was manufactured by Ciba-Geigy Co., Ltd., Japan: Irgacure 184, and 150 parts by mass of ethyl acetate as a solvent was added to the compound (A) and mixed to obtain a radiation curable adhesive composition.

[中間樹脂層(1)][Intermediate resin layer (1)]

將丙烯酸樹脂(質量平均分子量:60萬,玻璃轉移溫度為-20℃)100質量份、作為硬化劑之聚異氰酸酯化合物(Nippon Polyurethane股份有限公司製造,商品名:Coronate L)10質量份混合,而獲得中間樹脂層組合物。100 parts by mass of an acrylic resin (mass average molecular weight: 600,000, glass transition temperature: -20 ° C), and 10 parts by mass of a polyisocyanate compound (manufactured by Nippon Polyurethane Co., Ltd., trade name: Coronate L) as a curing agent were mixed. An intermediate resin layer composition was obtained.

將中間樹脂層組合物以乾燥膜厚成為10μm之方式塗佈於作為基材膜之厚度為100μm之乙烯-乙酸乙烯酯共聚物膜,於110℃下乾燥3分鐘,進而以乾燥膜厚成為10μm之方式塗佈黏著劑層組合物,於110℃下乾燥3分鐘,而製作黏著帶。對於無中間樹脂層者,於基材膜直接塗佈黏著劑層組合物並使其乾燥。於黏著帶之黏著劑層上貼合接著膜,而獲得表1所示之實施例1~5及比較例1~5之切割-黏晶膜。The intermediate resin layer composition was applied to an ethylene-vinyl acetate copolymer film having a thickness of 100 μm as a base film, and dried at 110 ° C for 3 minutes, and further dried to a thickness of 10 μm. The adhesive layer composition was applied and dried at 110 ° C for 3 minutes to prepare an adhesive tape. For those without an intermediate resin layer, the adhesive layer composition is directly applied to the base film and dried. The adhesive film was bonded to the adhesive layer of the adhesive tape to obtain the dicing-mulet films of Examples 1 to 5 and Comparative Examples 1 to 5 shown in Table 1.

又,對於實施例1~5及比較例1~5,於拾取方式使用圖4、12、14之各方式之情形下進行試驗。實施例1~4及比較例1~4僅以圖12、圖14之方式進行拾取試驗。拾取係使用每1個分別附著有表2所示之個數之5μm以上之粉塵的晶片。Further, in Examples 1 to 5 and Comparative Examples 1 to 5, tests were carried out using the respective modes of Figs. 4, 12, and 14 in the picking method. In Examples 1 to 4 and Comparative Examples 1 to 4, the pick-up test was carried out only in the manner shown in Figs. 12 and 14 . For the pick-up, a wafer having a dust of 5 μm or more attached to each of the numbers shown in Table 2 was used.

繼而,將比較試驗之結果示於下述表2中。再者,於各自之拾取方式中,對於如圖6所示般藉由四根針進行抵壓之情形、藉由四角形之框上之針進行抵壓之情形、及藉由1根針沿著切割槽使抵壓位置移動而抵壓晶片周圍之情形各自進行拾取試驗,全部為相同之結果,因此彙總表示於表2中。Then, the results of the comparative test are shown in Table 2 below. Furthermore, in the respective picking methods, the case where the four needles are pressed as shown in FIG. 6, the case where the needle is pressed by the square frame, and the needle is followed by one needle. The cutting grooves were each subjected to a pick-up test by moving the pressing positions against the periphery of the wafer, and all of them were the same result, and therefore are collectively shown in Table 2.

如表2所示,比較例1~4係對半導體晶片周圍不進行事先之抵壓,除此以外之方面係於相同之條件下進行拾取,但不論拾取方式,均幾乎無法良好地進行拾取。As shown in Table 2, in Comparative Examples 1 to 4, the periphery of the semiconductor wafer was not pressed in advance, and in other respects, the pickup was performed under the same conditions, but the pickup was hardly performed in a good manner regardless of the pickup method.

又,實施例5及比較例5中,於圖12、14之方式時,任一者均可獲得較高之拾取成功率,但於圖4之方式時,比較例5無法進行拾取。Further, in the fifth and comparative examples 5, any of the methods shown in Figs. 12 and 14 can obtain a higher picking success rate. However, in the case of Fig. 4, the comparative example 5 cannot be picked up.

[產業上之可利用性][Industrial availability]

於使用晶圓加工用帶而進行半導體裝置之製造之領域中具有可利用性。It is available in the field of manufacturing semiconductor devices using wafer processing tapes.

1...基材膜1. . . Substrate film

2...中間樹脂層2. . . Intermediate resin layer

3、T2...黏著劑層3, T2. . . Adhesive layer

4、T3...接著劑層4, T3. . . Subsequent layer

5...環狀框5. . . Ring frame

8...擴張環8. . . Expansion ring

10...切割-黏晶膜(晶圓加工用帶)10. . . Cutting-mud film (wafer processing tape)

11...半導體晶圓11. . . Semiconductor wafer

12...切割刮片12. . . Cutting blade

13、W1...半導體晶片13, W1. . . Semiconductor wafer

14...吸附台14. . . Adsorption station

20、30、40...拾取裝置20, 30, 40. . . Pickup device

21...抽吸台twenty one. . . Suction table

21a、32、42...抽吸口21a, 32, 42. . . Suction port

22...頭部twenty two. . . head

23、24、36、52...針23, 24, 36, 52. . . needle

25...第一抵壓構件25. . . First pressing member

26...第二抵壓構件26. . . Second pressing member

27...吸附夾頭27. . . Adsorption chuck

31、41...吸附頭31, 41. . . Adsorption head

33...凹部33. . . Concave

34...可動蓋34. . . Movable cover

35、46、51、53...抵壓構件35, 46, 51, 53. . . Compression member

37...致動器37. . . Actuator

38...貫通孔38. . . Through hole

43、44、45...突出塊43, 44, 45. . . Highlight block

D...粉塵D. . . dust

K...邊界線K. . . borderline

M...切割槽M. . . Cutting slot

T...晶圓加工用帶T. . . Wafer processing tape

圖1,係表示於切割-黏晶膜貼合有半導體晶圓與切割用環狀框之情況之圖。Fig. 1 is a view showing a state in which a semiconductor wafer and a ring frame for dicing are bonded to a dicing die-bonding film.

圖2,係表示切割步驟之說明圖。Fig. 2 is an explanatory view showing a cutting step.

圖3,係用以說明放射線照射步驟之圖式。Fig. 3 is a view for explaining a step of irradiating radiation.

圖4,係表示拾取裝置之主要部分之部分剖面圖。Figure 4 is a partial cross-sectional view showing the main part of the pickup device.

圖5,係表示第一抵壓構件中之針之自上方所觀察之配置的平面圖。Fig. 5 is a plan view showing the arrangement of the needle in the first pressing member as viewed from above.

圖6,係表示四根針對抵壓對象之矩形半導體晶片進行抵壓之位置的平面圖。Fig. 6 is a plan view showing four positions where a rectangular semiconductor wafer against which a pressing object is pressed is pressed.

圖7,係表示使抵壓構件上升之狀態之動作說明圖。Fig. 7 is an operation explanatory view showing a state in which the pressing member is raised.

圖8A,係表示藉由第二抵壓構件之各針抵壓半導體晶片前之狀態的放大剖面圖。Fig. 8A is an enlarged cross-sectional view showing a state in which the respective pins of the second pressing member are pressed against the semiconductor wafer.

圖8B,係表示抵壓半導體晶片後之狀態的放大剖面圖。Fig. 8B is an enlarged cross-sectional view showing a state after the semiconductor wafer is pressed.

圖9係表示其他實施形態[1]中之拾取裝置之剖面圖。Fig. 9 is a cross-sectional view showing the pickup device in another embodiment [1].

圖10,係吸附頭之平面圖。Figure 10 is a plan view of the adsorption head.

圖11,係吸附頭之沿著垂直面之剖面圖。Figure 11 is a cross-sectional view of the adsorption head along a vertical plane.

圖12,係於打開可動蓋之狀態下之吸附頭之沿著垂直面之剖面圖。Figure 12 is a cross-sectional view of the adsorption head taken along a vertical plane in a state in which the movable cover is opened.

圖13,係其他實施形態[2]中之拾取裝置之吸附頭之平面圖。Figure 13 is a plan view showing the adsorption head of the pickup device in the other embodiment [2].

圖14,係吸附頭之沿著垂直面之剖面圖。Figure 14 is a cross-sectional view of the adsorption head along a vertical plane.

圖15A,係使用對應於多個半導體晶片之針之抵壓構件的平面圖。Fig. 15A is a plan view of a pressing member using a needle corresponding to a plurality of semiconductor wafers.

圖15B,係使用對應於多個半導體晶片之框構造之抵壓構件的平面圖。Fig. 15B is a plan view showing a pressing member corresponding to a frame configuration of a plurality of semiconductor wafers.

圖16,係利用一個針進行抵壓之抵壓構件之說明圖。Fig. 16 is an explanatory view of a pressing member that is pressed by a needle.

圖17,係表示先前技術中之由切割所引起之粉塵之產生狀態的切割-黏晶膜及半導體晶片之剖面圖。Figure 17 is a cross-sectional view showing a dicing-mulet film and a semiconductor wafer in the prior art in the state of generation of dust caused by dicing.

10...切割一黏晶膜(晶圓加工用帶)10. . . Cutting a die film (wafer processing tape)

13...半導體晶片13. . . Semiconductor wafer

20...拾取裝置20. . . Pickup device

21...抽吸台twenty one. . . Suction table

21a...抽吸口21a. . . Suction port

22...頭部twenty two. . . head

23、24...針23, 24. . . needle

25...第一抵壓構件25. . . First pressing member

26...第二抵壓構件26. . . Second pressing member

27...吸附夾頭27. . . Adsorption chuck

Claims (4)

一種半導體裝置之製造方法,具備如下步驟:於半導體晶圓貼附晶圓加工用帶後,切割該半導體晶圓,而分割為多個半導體晶片之步驟;及將貼附於該晶圓加工用帶之該多個半導體晶片中為剝離對象之半導體晶片自該晶圓加工用帶拾取之步驟;利用抵壓構件,自該晶圓加工用帶之背面側,抵壓切割槽之包圍剝離對象之該半導體晶片的切割槽或該切割槽及半導體晶片之外緣部的整體或一部分後,自該晶圓加工用帶拾取該半導體晶片。 A method of manufacturing a semiconductor device, comprising the steps of: dicing a semiconductor wafer after the wafer processing tape is diced, dividing the semiconductor wafer into a plurality of semiconductor wafers; and attaching the wafer to the wafer processing a step of picking up a semiconductor wafer to be peeled off from the plurality of semiconductor wafers from the wafer processing tape; and using a pressing member to press the cutting groove to surround the peeling target from the back side of the wafer processing tape After the dicing groove of the semiconductor wafer or the dicing groove and the entire outer edge portion of the semiconductor wafer, the semiconductor wafer is picked up from the wafer processing tape. 如申請專利範圍第1項之半導體裝置之製造方法,其中,包圍該半導體晶片之切割槽或該切割槽及半導體晶片之外緣部的整體或一部分之抵壓,係藉由沿著該區域之形狀之框而進行。 The method of manufacturing a semiconductor device according to claim 1, wherein the dicing groove surrounding the semiconductor wafer or the entire or a portion of the dicing groove and the outer edge portion of the semiconductor wafer is pressed along the region The shape of the frame is carried out. 如申請專利範圍第1項之半導體裝置之製造方法,其中,包圍該半導體晶片之切割槽或該切割槽及半導體晶片之外緣部的整體或一部分之抵壓,係藉由沿著該區域所配置之多個針而進行。 The method of manufacturing a semiconductor device according to claim 1, wherein the dicing groove surrounding the semiconductor wafer or the entire or a portion of the dicing groove and the outer edge portion of the semiconductor wafer is pressed along the region Configure multiple pins to perform. 如申請專利範圍第1至3項中任一項之半導體裝置之製造方法,其中,包圍該半導體晶片之切割槽或該切割槽及半導體晶片之外緣部的整體或一部分之抵壓,係以多個半導體晶片為單位而進行。The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein the dicing groove surrounding the semiconductor wafer or the entire or a part of the dicing groove and the outer edge portion of the semiconductor wafer is pressed A plurality of semiconductor wafers are performed in units.
TW100110675A 2010-03-31 2011-03-29 Manufacturing method of semiconductor device TWI427691B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010080509A JP2011216529A (en) 2010-03-31 2010-03-31 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
TW201207922A TW201207922A (en) 2012-02-16
TWI427691B true TWI427691B (en) 2014-02-21

Family

ID=44762446

Family Applications (1)

Application Number Title Priority Date Filing Date
TW100110675A TWI427691B (en) 2010-03-31 2011-03-29 Manufacturing method of semiconductor device

Country Status (5)

Country Link
JP (1) JP2011216529A (en)
KR (1) KR20130009799A (en)
CN (1) CN102822946B (en)
TW (1) TWI427691B (en)
WO (1) WO2011125492A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI771901B (en) * 2020-08-19 2022-07-21 日商鎧俠股份有限公司 Semiconductor device and manufacturing method of semiconductor device

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5294358B2 (en) * 2012-01-06 2013-09-18 古河電気工業株式会社 Wafer processing tape and semiconductor device manufacturing method using the same
JP2013191781A (en) * 2012-03-14 2013-09-26 Fuji Electric Co Ltd Semiconductor manufacturing apparatus and control method of the same
CH706280B1 (en) * 2012-03-30 2016-03-15 Esec Ag A method for detaching a semiconductor chip from a foil.
JP6785162B2 (en) * 2017-01-12 2020-11-18 株式会社ディスコ Split device
KR102371543B1 (en) * 2017-05-12 2022-03-07 세메스 주식회사 Method of setting alignment coordinates for picking up dies and method of picking up dies using the same
CN109256354B (en) * 2017-07-14 2021-01-12 财团法人工业技术研究院 Transfer support and transfer module
JP2019029650A (en) * 2017-07-26 2019-02-21 芝浦メカトロニクス株式会社 Pickup device of semiconductor chip, mounting device of the semiconductor chip, and mounting method
US20220293554A1 (en) 2019-08-26 2022-09-15 Lintec Corporation Method of manufacturing laminate
WO2023100831A1 (en) * 2021-11-30 2023-06-08 ボンドテック株式会社 Chip periphery peeling apparatus, chip supply apparatus, chip supply system, chip bonding system, pickup apparatus, chip periphery peeling method, chip supply method, chip bonding method, and pickup method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003264203A (en) * 2002-03-11 2003-09-19 Hitachi Ltd Manufacturing method of semiconductor device
JP2005327970A (en) * 2004-05-17 2005-11-24 Matsushita Electric Ind Co Ltd Part push-up apparatus and method, and part mounting unit
JP2007042996A (en) * 2005-08-05 2007-02-15 Renesas Technology Corp Semiconductor-device manufacturing method, and semiconductor manufacturing apparatus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3620002A1 (en) * 1986-06-13 1987-12-17 Audi Ag FOR SPECIAL PURPOSES MOTOR VEHICLE, EXAMPLE POLICE VEHICLE
JP2002050670A (en) * 2000-08-04 2002-02-15 Toshiba Corp Pick-up device and pick-up method
TWI225279B (en) * 2002-03-11 2004-12-11 Hitachi Ltd Semiconductor device and its manufacturing method
JP4574251B2 (en) * 2003-09-17 2010-11-04 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP2007115934A (en) * 2005-10-21 2007-05-10 Matsushita Electric Ind Co Ltd Electronic component knocking-up device and method for feeding electronic component
MY151354A (en) * 2007-10-09 2014-05-15 Hitachi Chemical Co Ltd Method for producing semiconductor chip with adhesive film, adhesive film for semiconductor used in the method, and method for producing semiconductor device
JP4816654B2 (en) * 2008-02-06 2011-11-16 パナソニック株式会社 Chip peeling device, chip peeling method, and chip pickup device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003264203A (en) * 2002-03-11 2003-09-19 Hitachi Ltd Manufacturing method of semiconductor device
JP2005327970A (en) * 2004-05-17 2005-11-24 Matsushita Electric Ind Co Ltd Part push-up apparatus and method, and part mounting unit
JP2007042996A (en) * 2005-08-05 2007-02-15 Renesas Technology Corp Semiconductor-device manufacturing method, and semiconductor manufacturing apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI771901B (en) * 2020-08-19 2022-07-21 日商鎧俠股份有限公司 Semiconductor device and manufacturing method of semiconductor device

Also Published As

Publication number Publication date
CN102822946A (en) 2012-12-12
WO2011125492A1 (en) 2011-10-13
KR20130009799A (en) 2013-01-23
TW201207922A (en) 2012-02-16
CN102822946B (en) 2015-06-03
JP2011216529A (en) 2011-10-27

Similar Documents

Publication Publication Date Title
TWI427691B (en) Manufacturing method of semiconductor device
US20070066184A1 (en) Surface-protecting sheet and semiconductor wafer lapping method
JP4664150B2 (en) Semiconductor device manufacturing method and semiconductor manufacturing apparatus
JP6459872B2 (en) Manufacturing method of semiconductor device
KR102010749B1 (en) Method for manufacturing semiconductor device and heat-curable adhesive sheet
US20180312728A1 (en) Thermosetting adhesive sheet and semiconductor device manufacturing method
TW200532786A (en) Wafer transcription method
KR20220002256A (en) A semiconductor device having a dolmen structure, a method for manufacturing the same, and a laminated film for forming a support piece and a method for manufacturing the same
JP5839931B2 (en) Wafer processing tape and manufacturing method thereof
JP2007227810A (en) Surface protection sheet, and method for manufacturing semiconductor device using surface protection sheet
JP7494843B2 (en) Semiconductor device having a dolmen structure and its manufacturing method, and laminated film for forming a support piece and its manufacturing method
TWI830905B (en) Semiconductor device having a dolmen structure and its manufacturing method, and laminated film for supporting sheet formation and its manufacturing method
TWI830906B (en) Method for manufacturing semiconductor device with dolmen structure and method for manufacturing support sheet
JP2013125924A (en) Wafer processing tape and manufacturing method of the same
TWI844668B (en) Method for manufacturing semiconductor device having dolmen structure, method for manufacturing support sheet, and laminated film for forming support sheet
WO2023157195A1 (en) Dicing die-bonding film, and method for manufacturing semiconductor device
TW202420557A (en) Method for manufacturing semiconductor device having dolmen structure
JP2006237504A (en) Semiconductor chip stripper and process for manufacturing semiconductor device employing it
JP2022153830A (en) Method for manufacturing support member and method for manufacturing semiconductor device
TW202200730A (en) Method for wafer backside polishing and method for wafer carrying
KR20210146908A (en) Manufacturing method of semiconductor device having dolmen structure, manufacturing method of support piece, and laminated film for forming support piece

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees