TWI406610B - Method for manufacturing printed circuit board - Google Patents

Method for manufacturing printed circuit board Download PDF

Info

Publication number
TWI406610B
TWI406610B TW99147117A TW99147117A TWI406610B TW I406610 B TWI406610 B TW I406610B TW 99147117 A TW99147117 A TW 99147117A TW 99147117 A TW99147117 A TW 99147117A TW I406610 B TWI406610 B TW I406610B
Authority
TW
Taiwan
Prior art keywords
detecting
ink
detecting wire
wire segment
circuit board
Prior art date
Application number
TW99147117A
Other languages
Chinese (zh)
Other versions
TW201228496A (en
Inventor
jian-lun Liao
Li Huang
Original Assignee
Zhen Ding Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhen Ding Technology Co Ltd filed Critical Zhen Ding Technology Co Ltd
Priority to TW99147117A priority Critical patent/TWI406610B/en
Publication of TW201228496A publication Critical patent/TW201228496A/en
Application granted granted Critical
Publication of TWI406610B publication Critical patent/TWI406610B/en

Links

Landscapes

  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

A method for manufacturing a printed circuit board includes the following steps. Firstly, a printed circuit substrate is provided. The printed circuit substrate includes an electrically conductive pattern layer and an insulative coverlayer adapted for protecting the electrically conductive pattern layer. The printed circuit substrate includes a main region and a connection region connected with the main region. The electrically conductive pattern layer in the main region includes at least two electrically conductive pads. The insulative coverlayer in the main region includes at least two through holes. The at least two through holes exposed at the at least two electrically conductive pads respectively. Secondly, an electrically conductive ink is deposited at surfaces of the insulative coverlayer, thus an ink structure is formed in the main region, and an ink testing structure electrically connected between the at least two electrically conductive pads is formed in the connection region. The ink testing structure includes a testing trace having a constant width. Finally, the printed circuit substrate is electrically tested, and the resistance of the testing trace is tested.

Description

電路板之製作方法 Circuit board manufacturing method

本發明涉及電路板製作技術,特別涉及一種可提高生產效率之電路板之製作方法。 The invention relates to a circuit board manufacturing technology, in particular to a method for manufacturing a circuit board capable of improving production efficiency.

隨著科學技術之進步,印刷電路板於數位領域得到廣泛之應用。關於電路板之應用請參見文獻Takahashi,A.Ooki,N.Nagai,A.Akahoshi,H.Mukoh,A.Wajima,M.Res.Lab,High density multilayer printed circuit board for HITAC M-880,IEEE Trans.on Components,Packaging,and Manufacturing Technology,1992,15(4):418-425。並且,電腦、手機等數位產品於人們日常生活及自動化生產中扮演著愈來愈重要作用。對電腦、手機等之控制與資料登錄主要藉由按鍵來實現,由此可見,按鍵電路板之重要性不容置疑。 With the advancement of science and technology, printed circuit boards have been widely used in the digital field. For application of the circuit board, please refer to the literature Takahashi, A.Ooki, N.Nagai, A.Akahoshi, H.Mukoh, A.Wajima,M.Res.Lab,High density multilayer printed circuit board for HITAC M-880,IEEE Trans .on Components, Packaging, and Manufacturing Technology, 1992, 15(4): 418-425. Moreover, digital products such as computers and mobile phones play an increasingly important role in people's daily life and automated production. The control and data registration of computers, mobile phones, etc. are mainly realized by buttons, and thus the importance of the button circuit board is unquestionable.

按鍵電路板表面幾乎被按鍵觸點排滿,往往會出現需要連接於一起之觸點無法藉由於電路板之導電銅層上佈線實現連接之現象。為解決此類問題,出現一種跳線方式,即,先於電路板之導電銅層上增加絕緣層,使需要連接之觸點暴露於該絕緣層,再於該絕緣層上增加走線膜層以實現觸點之連接。 形成走線膜層後,通常會於其上形成一層用於起保護作用之覆蓋層。走線膜層之厚度直接關係到按鍵觸點之機械性能以及按鍵觸點之間之導通性能之好壞。通常採用其方塊電阻Rsh來衡量走線膜層之厚度是否符合要求。因此,於形成走線膜層後,需要對走線膜層之方塊電阻值進行測試。方塊電阻Rsh等於電阻率與膜層厚度之比值,即為ρ/T。現有一種測量方塊電阻之方法係於形成走線膜層後、於走線膜層上形成覆蓋層之前,採用方塊電阻測試儀進行測試。如此,必須購置專門之儀器,並增加專門之測試步驟,浪費大量之人力物力,不利於提高生產效率。 The surface of the button circuit board is almost filled by the button contacts, and there is often a phenomenon that contacts that need to be connected together cannot be connected by wiring on the conductive copper layer of the circuit board. In order to solve such problems, there is a jumper method in which an insulating layer is added to the conductive copper layer of the circuit board, the contact to be connected is exposed to the insulating layer, and a trace film layer is added to the insulating layer. To achieve the connection of the contacts. After the wiring film layer is formed, a protective layer for protection is usually formed thereon. The thickness of the trace film layer is directly related to the mechanical properties of the button contacts and the conduction performance between the button contacts. The sheet resistance Rsh is usually used to measure whether the thickness of the wiring layer is satisfactory. Therefore, after forming the trace film layer, it is necessary to test the sheet resistance value of the trace film layer. The sheet resistance Rsh is equal to the ratio of the resistivity to the film thickness, which is ρ/T. A conventional method for measuring the sheet resistance is performed by using a sheet resistance tester after forming a wiring film layer and forming a coating layer on the wiring film layer. In this way, it is necessary to purchase special instruments and add special test steps, which wastes a lot of manpower and material resources, which is not conducive to improving production efficiency.

有鑑於此,提供一種電路板之製作方法,以節約成本、提高生產效率實屬必要。 In view of this, it is necessary to provide a method for manufacturing a circuit board to save cost and improve production efficiency.

一種電路板之製作方法,包括步驟:提供電路基板,所述電路基板具有導電圖案層與用於保護所述導電圖案層之絕緣防護層,所述電路板基板包括相連接之產品區與邊緣區,所述產品區之導電圖案層包括至少兩個導電端子,所述產品區之絕緣防護層具有至少兩個通孔,所述至少兩個導電端子分別暴露於所述至少兩個通孔中;於所述絕緣防護層表面設置導電油墨,以同時於所述產品區形成油墨結構及於所述邊緣區之絕緣防護層表面形成油墨檢測結構,所述油墨結構電連接所述至少兩個導電端子,所述油墨檢測結構包括寬度恒定之檢測導線;以及對產品區之導電圖案層進行電性檢測,並檢 測檢測導線之電阻值,以根據檢測導線之電阻值判定形成於產品區之油墨結構是否合格。 A method of manufacturing a circuit board, comprising the steps of: providing a circuit substrate having a conductive pattern layer and an insulating protective layer for protecting the conductive pattern layer, wherein the circuit board substrate comprises a connected product area and an edge area The conductive pattern layer of the product area includes at least two conductive terminals, and the insulating protection layer of the product area has at least two through holes, and the at least two conductive terminals are respectively exposed to the at least two through holes; Conductive ink is disposed on the surface of the insulating protective layer to simultaneously form an ink structure in the product region and form an ink detecting structure on the surface of the insulating protective layer of the edge region, the ink structure electrically connecting the at least two conductive terminals The ink detecting structure includes a detecting wire having a constant width; and electrically detecting the conductive pattern layer of the product area, and checking The resistance value of the test wire is measured to determine whether the ink structure formed in the product area is qualified according to the resistance value of the test wire.

本技術方案提供之電路板之製作方法於產品區製作油墨結構之同時於邊緣區形成包括寬度均勻之檢測導線之油墨檢測結構。藉由判斷測得之檢測導線之電阻值是否於一定範圍內,即可得知油墨檢測結構是否合格,進而得知產品區之油墨結構是否合格。使用本技術方案之電路板之製作方法,無需專門之檢測儀器,可與電路板之電測過程同時進行,有利於節約成本、提高生產效率。 The manufacturing method of the circuit board provided by the technical solution forms an ink detecting structure including a detecting wire with a uniform width in the edge region while fabricating the ink structure in the product area. By judging whether the measured resistance value of the detected wire is within a certain range, it can be known whether the ink detecting structure is qualified, and further whether the ink structure of the product area is qualified. The manufacturing method of the circuit board using the technical solution does not require a special detecting instrument, and can be performed simultaneously with the electric measuring process of the circuit board, which is beneficial to saving cost and improving production efficiency.

10、20‧‧‧電路基板 10, 20‧‧‧ circuit substrate

101、201‧‧‧產品區 101, 201‧‧‧Product Area

102、202‧‧‧邊緣區 102, 202‧‧‧ marginal zone

11‧‧‧基底層 11‧‧‧ basal layer

12‧‧‧導電圖案層 12‧‧‧ Conductive pattern layer

120‧‧‧導電端子 120‧‧‧Electrical terminals

121‧‧‧導線 121‧‧‧Wire

13、23‧‧‧絕緣防護層 13, 23‧‧‧Insulation protective layer

130‧‧‧通孔 130‧‧‧through hole

140、240‧‧‧油墨結構 140, 240‧‧‧ ink structure

141、241‧‧‧油墨檢測結構 141, 241‧‧‧Ink detection structure

142‧‧‧油墨端子 142‧‧‧Ink terminal

143‧‧‧連接線 143‧‧‧Connecting line

144、244‧‧‧檢測端子 144, 244‧‧‧ test terminals

145、245‧‧‧檢測導線 145, 245‧‧‧ test leads

246‧‧‧第一檢測導線段 246‧‧‧First test wire segment

247‧‧‧連接檢測導線段 247‧‧‧Connected detection wire segments

248‧‧‧第二檢測導線段 248‧‧‧Second test wire segment

100‧‧‧電測機 100‧‧‧Electric measuring machine

103‧‧‧檢測探針 103‧‧‧Detection probe

104‧‧‧控制器 104‧‧‧ Controller

圖1係本技術方案第一實施例提供之電路基板之結構示意圖。 FIG. 1 is a schematic structural view of a circuit substrate according to a first embodiment of the present technical solution.

圖2係於上述電路基板上施加導電油墨後之結構示意圖。 2 is a schematic view showing the structure after applying conductive ink on the above circuit substrate.

圖3係圖2沿III-III線之部分剖視圖。 Figure 3 is a partial cross-sectional view taken along line III-III of Figure 2.

圖4對上述電路基板進行電性檢測之結構示意圖。 FIG. 4 is a schematic structural view of electrical detection of the above circuit substrate.

圖5係本技術方案第二實施例提供之電路基板上設置導電油墨後之結構示意圖。 FIG. 5 is a schematic structural view showing a conductive ink provided on a circuit substrate provided by a second embodiment of the present technical solution.

圖6係圖5沿VI-VI線之部分剖視圖。 Figure 6 is a partial cross-sectional view taken along line VI-VI of Figure 5.

圖7係油墨檢測結構之俯視圖。 Figure 7 is a plan view of the ink detecting structure.

下面將結合附圖及複數實施例對本技術方案提供之電路板之 製作方法作進一步詳細說明。 The circuit board provided by the technical solution will be described below with reference to the accompanying drawings and the plural embodiments. The production method will be further described in detail.

本技術方案第一實施例提供一種電路板之製作方法,其包括以下步驟:第一步,請參閱圖1,提供電路基板10。所述電路基板10可為長方體形板,其包括相連接之產品區101與邊緣區102。本實施例中,所述產品區101位於電路基板10中部,且其橫截面形狀為矩形,所述邊緣區102環繞連接於產品區101周圍,呈環形。 The first embodiment of the present invention provides a method for fabricating a circuit board, which includes the following steps: First, referring to FIG. 1, a circuit substrate 10 is provided. The circuit substrate 10 may be a rectangular parallelepiped plate including a connected product area 101 and an edge area 102. In this embodiment, the product area 101 is located in the middle of the circuit substrate 10 and has a rectangular cross-sectional shape. The edge area 102 is circumferentially connected around the product area 101 and has a ring shape.

所述電路基板10為單面覆銅基板,其包括依次堆疊之基底層11、導電圖案層12與絕緣防護層13。基底層11可僅包括一層絕緣層,亦可包括交替排列之至少一層線路層與至少一層絕緣層。於本實施例中,電路基板10為單面覆銅基板,基底層11僅包括一層絕緣層。 The circuit substrate 10 is a single-sided copper-clad substrate including a base layer 11 , a conductive pattern layer 12 and an insulating protective layer 13 which are sequentially stacked. The base layer 11 may include only one insulating layer, and may include at least one wiring layer and at least one insulating layer alternately arranged. In the embodiment, the circuit substrate 10 is a single-sided copper-clad substrate, and the base layer 11 includes only one insulating layer.

所述產品區101之導電圖案層12包括至少兩個導電端子120與至少一條導線121。本實施例中,所述導電圖案層12包括兩個導電端子120與三條導線121。所述兩個導電端子120間隔排布。所述三條導線121平行設置,且位於所述兩個導電端子120之間。當然,針對不同型號之電路板產品,所述導電圖案層12亦可相應地為其他結構。當然,本領域技術人員可理解,導電端子120、導線121之數目不限,導電圖案層12之具體構成亦不限,導電圖案層12還可包括其他焊盤、邊接頭或者其他線路等結構。圖1僅示意性地繪示導電圖案層12之 結構而已。 The conductive pattern layer 12 of the product region 101 includes at least two conductive terminals 120 and at least one wire 121. In this embodiment, the conductive pattern layer 12 includes two conductive terminals 120 and three wires 121. The two conductive terminals 120 are spaced apart. The three wires 121 are disposed in parallel and are located between the two conductive terminals 120. Of course, for different types of circuit board products, the conductive pattern layer 12 may also be other structures accordingly. Of course, those skilled in the art can understand that the number of the conductive terminals 120 and the wires 121 is not limited, and the specific structure of the conductive pattern layer 12 is not limited. The conductive pattern layer 12 may further include other pads, edge joints, or other lines. FIG. 1 is only schematically showing the conductive pattern layer 12 Structure only.

所述絕緣防護層13用於保護所述導電圖案層12。所述產品區101之絕緣防護層13覆蓋所述導電圖案層12之導線121並填充所述導電圖案層12之空隙,並暴露出導電端子120。所述絕緣防護層13開設有至少兩個通孔130,所述至少兩個通孔130與所述至少兩個導電端子120一一對應,所述至少兩個導電端子120分別暴露於所述至少兩個通孔130中。 The insulating protective layer 13 is used to protect the conductive pattern layer 12. The insulating protective layer 13 of the product region 101 covers the wires 121 of the conductive pattern layer 12 and fills the gaps of the conductive pattern layer 12, and exposes the conductive terminals 120. The insulating shielding layer 13 is provided with at least two through holes 130, the at least two through holes 130 are in one-to-one correspondence with the at least two conductive terminals 120, and the at least two conductive terminals 120 are respectively exposed to the at least two conductive terminals 120 In the two through holes 130.

第二步,於所述絕緣防護層13表面設置導電油墨,以於所述產品區101形成油墨結構140,於所述邊緣區102之絕緣防護層13表面形成電連接所述至少兩個導電端子120之油墨檢測結構141,從而得到如圖2所示之結構。 In the second step, a conductive ink is disposed on the surface of the insulating protective layer 13 to form an ink structure 140 in the product region 101, and electrically connect the at least two conductive terminals on the surface of the insulating protective layer 13 of the edge region 102. The ink of 120 detects structure 141, resulting in a structure as shown in FIG.

所述導電油墨可為碳墨,油墨結構140與油墨檢測結構141可藉由網版印刷或塗布之方式形成於所述絕緣防護層13。本實施例中,油墨結構140與油墨檢測結構141均藉由網版印刷形成於所述絕緣防護層13表面。 The conductive ink may be a carbon ink, and the ink structure 140 and the ink detecting structure 141 may be formed on the insulating protective layer 13 by screen printing or coating. In this embodiment, the ink structure 140 and the ink detecting structure 141 are both formed on the surface of the insulating protective layer 13 by screen printing.

所述油墨結構140包括至少兩個油墨端子142與至少一條連接線143。所述至少兩個油墨端子142與所述至少兩個導電端子120一一對應。所述油墨端子142之形狀與所述導電端子120之形狀相對應,每個油墨端子142均填充於所述絕緣防護層13之一個對應之通孔130內。每個連接線143均連接於兩個油墨端子142之間。當然,與導電圖案層12之結構相對應地,針對不同型號之電路板產品,所述油墨結構140亦可為其他 結構。本領域技術人員可理解,油墨端子142與連接線143之數目不限,油墨結構140之具體構成亦不限。圖2僅係示意性地繪示油墨結構140之結構而已。本實施例中,與所述導電圖案層12之結構相對應地,所述油墨端子142之數目亦為兩個,而連接線143之數目僅為一個。 The ink structure 140 includes at least two ink terminals 142 and at least one connecting line 143. The at least two ink terminals 142 are in one-to-one correspondence with the at least two conductive terminals 120. The shape of the ink terminal 142 corresponds to the shape of the conductive terminal 120, and each ink terminal 142 is filled in a corresponding through hole 130 of the insulating protection layer 13. Each of the connection lines 143 is connected between the two ink terminals 142. Of course, corresponding to the structure of the conductive pattern layer 12, the ink structure 140 may be other for different types of circuit board products. structure. It will be understood by those skilled in the art that the number of the ink terminals 142 and the connection lines 143 is not limited, and the specific configuration of the ink structure 140 is not limited. FIG. 2 is only a schematic representation of the structure of the ink structure 140. In this embodiment, corresponding to the structure of the conductive pattern layer 12, the number of the ink terminals 142 is also two, and the number of the connection lines 143 is only one.

請一併參閱圖2與圖3,所述油墨檢測結構141包括兩個檢測端子144與一條檢測導線145。檢測導線145之寬度恒定。所述兩個檢測端子144連接於所述檢測導線145之兩端。設所述檢測導線145之長度為L,寬度為W,長寬比N為L/W。本實施例中,每個檢測端子144均為長方體形,所述檢測導線145為長條形。於印刷形成油墨檢測結構141時,藉由對網板之設計,使得每個檢測端子144之長度均為1.2毫米,寬度均為0.6毫米。所述檢測導線145連接於所述兩個檢測端子144之相鄰之兩條長邊之間。所述檢測導線145之長度L為20毫米,寬度W為0.4毫米,所述長寬比N為50。本實施例中,所述檢測導線145之線寬與產品區之連接線143之線寬不相等。當然,所述檢測導線145之線寬亦可等於連接線143之線寬。 Referring to FIG. 2 and FIG. 3 together, the ink detecting structure 141 includes two detecting terminals 144 and one detecting wire 145. The width of the detecting wire 145 is constant. The two detecting terminals 144 are connected to both ends of the detecting wire 145. The length of the detecting wire 145 is L, the width is W, and the aspect ratio N is L/W. In this embodiment, each of the detecting terminals 144 has a rectangular parallelepiped shape, and the detecting wires 145 are elongated. When the ink detecting structure 141 is formed by printing, each of the detecting terminals 144 has a length of 1.2 mm and a width of 0.6 mm by designing the screen. The detecting wire 145 is connected between two adjacent long sides of the two detecting terminals 144. The detecting wire 145 has a length L of 20 mm, a width W of 0.4 mm, and an aspect ratio N of 50. In this embodiment, the line width of the detecting wire 145 is not equal to the line width of the connecting line 143 of the product area. Of course, the line width of the detecting wire 145 may also be equal to the line width of the connecting line 143.

當然,於形成油墨結構140與油墨檢測結構141之後,還可於所述產品區101形成覆蓋所述油墨結構140之保護層。 Of course, after the ink structure 140 and the ink detecting structure 141 are formed, a protective layer covering the ink structure 140 may also be formed in the product region 101.

第三步,請參閱圖4,對所述電路基板10產品區101之導電圖案層12進行電性檢測,並檢測邊緣區102之檢測導線145之電阻值,並根據檢測導線145之電阻值判定形成於產品區101之油墨結構140是否合格。 In the third step, referring to FIG. 4, the conductive pattern layer 12 of the product area 101 of the circuit substrate 10 is electrically detected, and the resistance value of the detecting wire 145 of the edge region 102 is detected, and is determined according to the resistance value of the detecting wire 145. Whether the ink structure 140 formed in the product area 101 is acceptable.

具體地,可採取以下步驟:首先,提供電測機100,其包括兩個檢測探針103與一個控制器104。所述兩個檢測探針103與所述兩個檢測端子144一一對應。 Specifically, the following steps can be taken: First, an electrical tester 100 is provided that includes two detection probes 103 and one controller 104. The two detecting probes 103 are in one-to-one correspondence with the two detecting terminals 144.

當然,電測機100還可包括用於對電路基板10之產品區101進行電性檢測之其他檢測探針。所述電測機100檢測上述兩個檢測端子144間之電阻值之同時,還對電路基板10產品區101之導電圖案層12進行電性檢測。 Of course, the electrical tester 100 can also include other detection probes for electrically detecting the product area 101 of the circuit substrate 10. The electrical measuring machine 100 detects the resistance between the two detecting terminals 144 and electrically detects the conductive pattern layer 12 of the product area 101 of the circuit substrate 10.

其次,分別使兩個檢測探針103與所述兩個檢測端子144對應接觸,檢測所述檢測導線145之電阻值R。 Next, the two detecting probes 103 are respectively brought into contact with the two detecting terminals 144, and the resistance value R of the detecting wire 145 is detected.

最後,所述控制器104根據檢測導線145之電阻值判定形成於產品區101之油墨結構140是否合格。 Finally, the controller 104 determines whether the ink structure 140 formed in the product area 101 is acceptable based on the resistance value of the detecting wire 145.

假設所述檢測導線145之方塊電阻為Rsh,且規定方塊電阻Rsh之值大於最小方塊電阻Rsh1、且小於最大方塊電阻Rsh2時,形成之檢測導線145符合要求。根據電阻定律,電阻R=ρ *L/(T*W)=L*Rsh/W。對於本實施例之油墨檢測結構141,由於檢測導線145之長度遠大於檢測端子144之寬度,故忽略檢測端子144之電阻。控制器104對檢測結果進行分析,當測得之電阻值R大於L*Rsh1/W、且小於L*Rsh2/W時,則判定油墨檢測結構141之方塊電阻Rsh於規定之範圍內。本實施例中,所述長寬比N為50,且設定之最小方塊電阻Rsh1為17歐姆每方,最大方塊電阻Rsh2為20歐姆每方。亦即,本實施例中,測得 之電阻值R於850歐姆至1000歐姆範圍內,則油墨檢測結構141之方塊電阻Rsh於規定之範圍內,從而說明判定油墨檢測結構141之厚度合格。由於油墨檢測結構141與產品區101之油墨結構140採用同一工藝,於同一步驟中形成,從而說明位於產品區101之油墨結構140亦合格。 Assuming that the sheet resistance of the detecting wire 145 is R sh and the value of the specified sheet resistance R sh is greater than the minimum sheet resistance R sh1 and less than the maximum sheet resistance R sh2 , the formed detecting wire 145 meets the requirements. According to the law of resistance, the resistance R = ρ * L / (T * W) = L * R sh / W. For the ink detecting structure 141 of the present embodiment, since the length of the detecting wire 145 is much larger than the width of the detecting terminal 144, the resistance of the detecting terminal 144 is ignored. The controller 104 analyzes the detection result. When the measured resistance value R is greater than L*R sh1 /W and less than L*R sh2 /W, it is determined that the sheet resistance R sh of the ink detecting structure 141 is within a prescribed range. . In this embodiment, the aspect ratio N is 50, and the set minimum sheet resistance R sh1 is 17 ohms per square, and the maximum square resistance R sh2 is 20 ohms per square. That is, in the present embodiment, when the measured resistance value R is in the range of 850 ohms to 1000 ohms, the sheet resistance R sh of the ink detecting structure 141 is within a predetermined range, thereby indicating that the thickness of the ink detecting structure 141 is judged to be acceptable. Since the ink detecting structure 141 is formed in the same step as the ink structure 140 of the product region 101, the ink structure 140 located in the product region 101 is also qualified.

本技術方案第一實施例提供之電路板之製作方法於產品區101製作油墨結構140之同時於邊緣區102形成包括寬度恒定之檢測導線145之油墨檢測結構141。僅需判斷測得之檢測導線145之電阻值R是否一定範圍內,即可得知油墨檢測結構141是否合格,進而得知產品區之油墨結構140是否合格。使用本技術方案第一實施例提供之電路板之製作方法,無需專門之檢測儀器,可與電路板之電測過程同時進行,有利於節約成本、提高生產效率。 The manufacturing method of the circuit board provided by the first embodiment of the present invention forms the ink structure 140 in the product area 101 while forming the ink detecting structure 141 including the detecting wire 145 having a constant width in the edge region 102. It is only necessary to judge whether the measured resistance value R of the detecting wire 145 is within a certain range, and it is known whether the ink detecting structure 141 is qualified, and further whether the ink structure 140 of the product area is qualified. The method for manufacturing the circuit board provided by the first embodiment of the technical solution does not require a special detecting instrument, and can be performed simultaneously with the electrical testing process of the circuit board, which is beneficial to saving cost and improving production efficiency.

請一併參閱圖5至圖7,本技術方案第二實施例提供之電路板之製作方法與第一實施例之大致相同,亦包括步驟:第一步,提供包括產品區201與圍繞連接於所述產品區201之邊緣區202之電路基板20。 Referring to FIG. 5 to FIG. 7 , the method for fabricating the circuit board provided by the second embodiment of the present invention is substantially the same as that of the first embodiment, and includes the following steps: First, providing a product area 201 and surrounding The circuit substrate 20 of the edge region 202 of the product area 201.

第二步,於絕緣防護層23表面設置導電油墨,以於所述產品區201形成油墨結構240,於所述邊緣區202之絕緣防護層23表面形成油墨檢測結構241,得到如圖5所示之結構。 In the second step, a conductive ink is disposed on the surface of the insulating protective layer 23 to form an ink structure 240 in the product region 201, and an ink detecting structure 241 is formed on the surface of the insulating protective layer 23 of the edge region 202, as shown in FIG. The structure.

與第一實施例不同之係,所述油墨檢測結構241中,所述檢測導線245為一條折線,其包括依次相連之第一檢測導線段 246、連接檢測導線段247與第二檢測導線段248。一個檢測端子244連接於第一檢測導線段246,另一個檢測端子244連接於第二檢測導線段248。所述連接檢測導線段247與第一檢測導線段246之間具有夾角。所述第二檢測導線段248與所述連接檢測導線段247之間亦具有夾角。本實施例中,所述第二檢測導線段248與第一檢測導線段246平行,連接檢測導線段247垂直連接於第二檢測導線段248與第一檢測導線段246之間。所述第一檢測導線段246與第二檢測導線段248均連接於連接檢測導線段247之同一側。亦即,所述連接檢測導線段247與第一檢測導線段246之間之夾角為90度。所述第二檢測導線段248與所述連接檢測導線段247之間之夾角亦為90度。本實施例中,所述第一檢測導線段246、連接檢測導線段247與第二檢測導線段248之寬度均為0.4毫米。第一檢測導線段246之長度L1為8毫米,所述連接檢測導線段247之長度LC為4毫米,所述第二檢測導線段248之長度L2為8毫米。所述檢測導線245之總長度LT=L1+LC+L2,即亦為20毫米,寬度W為0.4毫米,所述長寬比N仍為50。 Different from the first embodiment, in the ink detecting structure 241, the detecting wire 245 is a broken line, which includes a first detecting wire segment 246, a connecting detecting wire segment 247 and a second detecting wire segment 248 which are sequentially connected. . One detection terminal 244 is connected to the first detection lead segment 246 and the other detection terminal 244 is connected to the second detection lead segment 248. The connection detecting wire segment 247 has an angle with the first detecting wire segment 246. The second detecting wire segment 248 also has an angle with the connection detecting wire segment 247. In this embodiment, the second detecting wire segment 248 is parallel to the first detecting wire segment 246, and the connecting detecting wire segment 247 is vertically connected between the second detecting wire segment 248 and the first detecting wire segment 246. The first detecting wire segment 246 and the second detecting wire segment 248 are both connected to the same side of the connecting detecting wire segment 247. That is, the angle between the connection detecting wire segment 247 and the first detecting wire segment 246 is 90 degrees. The angle between the second detecting wire segment 248 and the connection detecting wire segment 247 is also 90 degrees. In this embodiment, the widths of the first detecting wire segment 246, the connecting detecting wire segment 247 and the second detecting wire segment 248 are both 0.4 mm. The length L 1 of the first detecting wire segment 246 is 8 mm, the length L C of the connection detecting wire segment 247 is 4 mm, and the length L 2 of the second detecting wire segment 248 is 8 mm. The total length L T = L 1 + L C + L 2 of the test lead 245, that is, also 20 mm, the width W is 0.4 mm, and the aspect ratio N is still 50.

第三步,對所述電路基板20進行電性檢測,檢測邊緣區202之油墨檢測結構241之電阻值,所述控制器104根據油墨檢測結構241之檢測結果判定形成於產品區201之油墨結構240是否合格。 In the third step, the circuit substrate 20 is electrically detected to detect the resistance value of the ink detecting structure 241 of the edge region 202, and the controller 104 determines the ink structure formed in the product region 201 according to the detection result of the ink detecting structure 241. 240 is qualified.

規定方塊電阻Rsh之值大於最小方塊電阻Rsh1、且小於最大方塊電阻Rsh2時,形成之檢測導線245符合要求。根據電阻定 律,電阻R-ρ *LT/(T*W)=(L1+LC+L2)*Rsh/W。當測得之電阻值R大於(L1+LC+L2)*Rsh1/W、且小於(L1+LC+L2)*Rsh2/W時,則代表油墨檢測結構241之方塊電阻Rsh合格。雖然本實施例中之檢測導線245之結構不同於第一實施例之檢測導線145,但由於檢測導線245之長寬比N仍為50,所述控制器104對檢測結果進行分析時,仍於測得之電阻值R於850歐姆至1000歐姆範圍內時,判定油墨檢測結構241之方塊電阻Rsh合格,從而說明油墨檢測結構241之厚度合格。 When the value of the specified sheet resistance R sh is greater than the minimum sheet resistance R sh1 and less than the maximum sheet resistance Rsh2 , the formed detecting wire 245 meets the requirements. According to the law of resistance, the resistance R-ρ *L T /(T*W)=(L 1 +L C +L 2 )*R sh /W. When the measured resistance value R is greater than (L 1 + L C + L 2 ) * R sh1 /W and less than (L 1 + L C + L 2 ) * R sh2 / W, it represents the ink detecting structure 241 The sheet resistance R sh is acceptable. Although the structure of the detecting wire 245 in this embodiment is different from the detecting wire 145 of the first embodiment, since the aspect ratio N of the detecting wire 245 is still 50, the controller 104 analyzes the detection result. When the measured resistance value R is in the range of 850 ohms to 1000 ohms, it is judged that the sheet resistance R sh of the ink detecting structure 241 is acceptable, thereby indicating that the thickness of the ink detecting structure 241 is acceptable.

本技術方案第二實施例提供之電路板之製作方法於產品區201製作油墨結構240之同時於邊緣區202形成油墨檢測結構241。本實施例之檢測導線245為一條折線,有利於提高邊緣區202之空間利用率。 The manufacturing method of the circuit board provided by the second embodiment of the present invention forms the ink detecting structure 241 in the edge region 202 while the ink structure 240 is formed in the product area 201. The detecting wire 245 of the embodiment is a fold line, which is advantageous for improving the space utilization rate of the edge region 202.

可理解,所述檢測導線之長寬比N並不限於為50,所述檢測導線之形狀並不限於為直線或折線等結構,還可為曲線、鋸齒形等其他結構,可根據電路基板之邊緣區可利用之空間之形狀大小而作相應之設計,僅需其各處之寬度W相等即可。 It can be understood that the aspect ratio N of the detecting wire is not limited to 50, and the shape of the detecting wire is not limited to a structure such as a straight line or a broken line, and may be other structures such as a curve and a zigzag shape, which may be according to a circuit substrate. The shape of the space that can be utilized in the edge area is correspondingly designed, and only the width W of each part is required to be equal.

綜上所述,本發明確已符合發明專利之要件,遂依法提出專利申請。惟,以上所述者僅為本發明之較佳實施方式,自不能以此限制本案之申請專利範圍。舉凡熟悉本案技藝之人士援依本發明之精神所作之等效修飾或變化,皆應涵蓋於以下申請專利範圍內。 In summary, the present invention has indeed met the requirements of the invention patent, and has filed a patent application according to law. However, the above description is only a preferred embodiment of the present invention, and it is not possible to limit the scope of the patent application of the present invention. Equivalent modifications or variations made by persons skilled in the art in light of the spirit of the invention are intended to be included within the scope of the following claims.

10‧‧‧電路基板 10‧‧‧ circuit board

101‧‧‧產品區 101‧‧‧Product Area

102‧‧‧邊緣區 102‧‧‧Edge area

13‧‧‧絕緣防護層 13‧‧‧Insulation protection layer

130‧‧‧通孔 130‧‧‧through hole

140‧‧‧油墨結構 140‧‧‧Ink structure

141‧‧‧油墨檢測結構 141‧‧‧Ink detection structure

142‧‧‧油墨端子 142‧‧‧Ink terminal

143‧‧‧連接線 143‧‧‧Connecting line

144‧‧‧檢測端子 144‧‧‧Detection terminal

145‧‧‧檢測導線 145‧‧‧Test wire

Claims (10)

一種電路板之製作方法,包括步驟:提供電路基板,所述電路基板具有導電圖案層與用於保護所述導電圖案層之絕緣防護層,所述電路板基板包括相連接之產品區與邊緣區,所述產品區之導電圖案層包括至少兩個導電端子,所述產品區之絕緣防護層具有至少兩個通孔,所述至少兩個導電端子分別暴露於所述至少兩個通孔中;於所述絕緣防護層表面設置導電油墨,以同時於所述產品區形成油墨結構及於所述邊緣區之絕緣防護層表面形成油墨檢測結構,所述油墨結構電連接所述至少兩個導電端子,所述油墨檢測結構包括寬度恒定之檢測導線;以及對產品區之導電圖案層進行電性檢測,並檢測檢測導線之電阻值,以根據檢測導線之電阻值判定形成於產品區之油墨結構是否合格。 A method of manufacturing a circuit board, comprising the steps of: providing a circuit substrate having a conductive pattern layer and an insulating protective layer for protecting the conductive pattern layer, wherein the circuit board substrate comprises a connected product area and an edge area The conductive pattern layer of the product area includes at least two conductive terminals, and the insulating protection layer of the product area has at least two through holes, and the at least two conductive terminals are respectively exposed to the at least two through holes; Conductive ink is disposed on the surface of the insulating protective layer to simultaneously form an ink structure in the product region and form an ink detecting structure on the surface of the insulating protective layer of the edge region, the ink structure electrically connecting the at least two conductive terminals The ink detecting structure includes a detecting wire having a constant width; and electrically detecting the conductive pattern layer of the product area, and detecting the resistance value of the detecting wire to determine whether the ink structure formed in the product area is determined according to the resistance value of the detecting wire qualified. 如申請專利範圍第1項所述之電路板之製作方法,其中,所述油墨結構與油墨檢測結構均藉由網版印刷或塗布之方式形成於所述電路基板。 The method for fabricating a circuit board according to claim 1, wherein the ink structure and the ink detecting structure are formed on the circuit substrate by screen printing or coating. 如申請專利範圍第1項所述之電路板之製作方法,其中,所述油墨結構包括至少兩個油墨端子與至少一條連接線,所述至少兩個油墨端子分別位於所述至少兩個通孔中,分別與所述至少兩個導電端子相連接,所述至少一條連接線形成於絕緣防護層表面,且連接於所述至少兩個油墨端子之間。 The manufacturing method of the circuit board of claim 1, wherein the ink structure comprises at least two ink terminals and at least one connecting line, and the at least two ink terminals are respectively located in the at least two through holes And respectively connected to the at least two conductive terminals, the at least one connecting line is formed on a surface of the insulating protective layer and is connected between the at least two ink terminals. 如申請專利範圍第1項所述之電路板之製作方法,其中,所述檢測導線為直線。 The method of manufacturing a circuit board according to the first aspect of the invention, wherein the detecting wire is a straight line. 如申請專利範圍第4項所述之電路板之製作方法,其中,當所述檢測導線之電阻值大於L*Rsh1/W,且小於L*Rsh2/W時,判定形成於產品區之油墨結構合格,其中,Rsh1為最小方塊電阻,Rsh2為最大方塊電阻,W為所述檢測導線之寬度,L為所述檢測導線之長度。 The method for manufacturing a circuit board according to claim 4, wherein when the resistance value of the detecting wire is greater than L*R sh1 /W and less than L*R sh2 /W, the determination is formed in the product area. The ink structure is qualified, wherein R sh1 is the minimum sheet resistance, R sh2 is the maximum sheet resistance, W is the width of the detecting wire, and L is the length of the detecting wire. 如申請專利範圍第1項所述之電路板之製作方法,其中,所述檢測導線包括依次相連之第一檢測導線段、連接檢測導線段與第二檢測導線段,所述第一檢測導線段、連接檢測導線段與第二檢測導線段之寬度相等,所述連接檢測導線段與第一檢測導線段之間具有夾角,所述第二檢測導線段與所述連接檢測導線段之間亦具有夾角。 The method of manufacturing the circuit board of claim 1, wherein the detecting wire comprises a first detecting wire segment connected in series, a connecting detecting wire segment and a second detecting wire segment, wherein the first detecting wire segment The connection detecting wire segment is equal in width to the second detecting wire segment, the connection detecting wire segment has an angle between the first detecting wire segment, and the second detecting wire segment and the connecting detecting wire segment are also Angle. 如申請專利範圍第6項所述之電路板之製作方法,其中,所述第一檢測導線段與第二檢測導線段均連接於連接檢測導線段之同一側,所述連接檢測導線段與第一檢測導線段之間之夾角為90度,所述第二檢測導線段與所述連接檢測導線段之間之夾角亦為90度。 The method for manufacturing a circuit board according to claim 6, wherein the first detecting wire segment and the second detecting wire segment are both connected to a same side of the connecting detecting wire segment, and the connecting detecting wire segment and the first An angle between the detecting wire segments is 90 degrees, and an angle between the second detecting wire segment and the connecting detecting wire segment is also 90 degrees. 如申請專利範圍第6項所述之電路板之製作方法,其中,當所述檢測導線之電阻值大於(L1+LC+L2)*Rsh1/W,且小於(L1+LC+L2)*Rsh2/W時,判定形成於產品區之油墨結構合格,其中,Rsh1為最小方塊電阻,Rsh2為最大方塊電阻,W為所述檢測導線之寬度,L1為所述第一檢測導線段之長度,LC為所述連接檢測導線段之長度,L2為所述第二檢測導線段之長度 。 The method for manufacturing a circuit board according to claim 6, wherein when the resistance value of the detecting wire is greater than (L 1 + L C + L 2 ) * R sh1 / W, and less than (L 1 + L) When C + L 2 )*R sh2 /W, it is determined that the ink structure formed in the product area is qualified, wherein R sh1 is the minimum sheet resistance, R sh2 is the maximum sheet resistance, W is the width of the detecting wire, and L 1 is The length of the first detecting wire segment, L C is the length of the connecting detecting wire segment, and L 2 is the length of the second detecting wire segment. 如申請專利範圍第1項所述之電路板之製作方法,其中,所述油墨檢測結構包括分別連接於所述檢測導線兩端之兩個檢測端子時,對所述電路基板進行電性檢測,包括步驟:提供電測機,其包括兩個檢測探針與控制器,所述兩個檢測探針與所述兩個檢測端子一一對應;分別使兩個檢測探針與所述兩個檢測端子對應接觸,檢測所述檢測導線之電阻值;以及所述控制器根據上述檢測結果判定形成於產品區之油墨結構是否合格。 The method for manufacturing a circuit board according to the first aspect of the invention, wherein the ink detecting structure comprises two detecting terminals respectively connected to two ends of the detecting wire, and electrically detecting the circuit substrate, The method includes the following steps: providing an electric measuring machine, comprising two detecting probes and a controller, wherein the two detecting probes are in one-to-one correspondence with the two detecting terminals; respectively, respectively, two detecting probes and the two detecting The terminal corresponds to the contact, and detects a resistance value of the detection wire; and the controller determines whether the ink structure formed in the product area is qualified according to the detection result. 如申請專利範圍第1項所述之電路板之製作方法,其中,於形成油墨結構與油墨檢測結構之後,於對所述電路基板進行電性檢測之前,於所述產品區形成覆蓋所述油墨結構之保護層。 The method for fabricating a circuit board according to claim 1, wherein after forming the ink structure and the ink detecting structure, forming the covering ink in the product area before performing electrical detection on the circuit substrate The protective layer of the structure.
TW99147117A 2010-12-31 2010-12-31 Method for manufacturing printed circuit board TWI406610B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW99147117A TWI406610B (en) 2010-12-31 2010-12-31 Method for manufacturing printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW99147117A TWI406610B (en) 2010-12-31 2010-12-31 Method for manufacturing printed circuit board

Publications (2)

Publication Number Publication Date
TW201228496A TW201228496A (en) 2012-07-01
TWI406610B true TWI406610B (en) 2013-08-21

Family

ID=46933655

Family Applications (1)

Application Number Title Priority Date Filing Date
TW99147117A TWI406610B (en) 2010-12-31 2010-12-31 Method for manufacturing printed circuit board

Country Status (1)

Country Link
TW (1) TWI406610B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI526132B (en) * 2013-12-13 2016-03-11 Mpi Corp Correction film structure

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200829091A (en) * 2006-12-20 2008-07-01 Nan Ya Printed Circuit Board Corp Lot traceable printed circuit board
TW201043102A (en) * 2009-05-22 2010-12-01 Foxconn Advanced Tech Inc Printed circuit boards having optical readable identity code and method for manufacturing same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200829091A (en) * 2006-12-20 2008-07-01 Nan Ya Printed Circuit Board Corp Lot traceable printed circuit board
TW201043102A (en) * 2009-05-22 2010-12-01 Foxconn Advanced Tech Inc Printed circuit boards having optical readable identity code and method for manufacturing same

Also Published As

Publication number Publication date
TW201228496A (en) 2012-07-01

Similar Documents

Publication Publication Date Title
WO2014110941A1 (en) Testing apparatus of touch panel
CN203519662U (en) Switch plate and testing apparatus used for testing circuit board
WO2017075864A1 (en) Led decorative strip, manufacturing method thereof, and backlight module and keyboard using same
CN102548219B (en) Circuit board manufacturing method
TWI256476B (en) Connector for measurement of electrical resistance and production process thereof, and measuring apparatus and measuring method of electrical resistance for circuit board
US20190006141A1 (en) Flexible printed circuit board and method of manufacturing flexible printed circuit board
WO2014036900A1 (en) Electrically connected assembly and detection method thereof
TWI406610B (en) Method for manufacturing printed circuit board
TWI526132B (en) Correction film structure
KR102260861B1 (en) Inspection apparatus of printed circuit board and control method thereof
CN102448248A (en) Manufacture method for circuit board
TWI524233B (en) Touch panel and test method thereof
JP2012037314A (en) Evaluation substrate and substrate evaluation method
CN102548220A (en) Manufacturing method of circuit board
CN212034439U (en) Single-side overline type conducting circuit film
KR100796172B1 (en) Non-contact type single side probe construction
JP4131137B2 (en) Interposer substrate continuity inspection method
TW201228500A (en) Method for manufacturing printed circuit board
CN102087325B (en) Detection method for flexible circuit board
TW201509248A (en) Printed circuit board thereof
CN216209667U (en) Ion migration resistant test structure
JP4467027B2 (en) Electrical circuit disconnection inspection method
KR101060660B1 (en) Scale index device, substrate having same, forming method thereof, method and apparatus for measuring deformation of substrate using same
TWI386129B (en) Method for testing missing legend printing of circuit board
KR100756501B1 (en) Method for testing defect plating of through-hole using pulse of high current pulse

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees