TWI381507B - Manufacturing method of lead frame - Google Patents

Manufacturing method of lead frame Download PDF

Info

Publication number
TWI381507B
TWI381507B TW98131517A TW98131517A TWI381507B TW I381507 B TWI381507 B TW I381507B TW 98131517 A TW98131517 A TW 98131517A TW 98131517 A TW98131517 A TW 98131517A TW I381507 B TWI381507 B TW I381507B
Authority
TW
Taiwan
Prior art keywords
conductive terminals
lead frame
manufacturing
protective structure
plastic material
Prior art date
Application number
TW98131517A
Other languages
Chinese (zh)
Other versions
TW201112373A (en
Original Assignee
I Chiun Precision Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by I Chiun Precision Ind Co Ltd filed Critical I Chiun Precision Ind Co Ltd
Priority to TW98131517A priority Critical patent/TWI381507B/en
Publication of TW201112373A publication Critical patent/TW201112373A/en
Application granted granted Critical
Publication of TWI381507B publication Critical patent/TWI381507B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

導線架之製造方法 Lead frame manufacturing method

本創作係有關一種導線架之製造方法,特別指一種具有保護結構之導線架的製造方法。 The present invention relates to a method of manufacturing a lead frame, and more particularly to a method of manufacturing a lead frame having a protective structure.

隨著科技不斷進步,發光二極體(LED)以大幅應用於各種照明、燈具等領域。發光二極體之固態照明具有體積小、發光效率佳、壽命長、可靠度高、不易破損、無熱輻射、無水銀污染、耗能少等優勢,不但是節能、環保且安全之照明,且因其高彩度特性,也成為平面顯示器之下世代背光光源,而成為各國產學研的重要研究領域,也是廣受矚目的明星產業。 With the continuous advancement of technology, light-emitting diodes (LEDs) have been widely used in various fields of lighting, lamps and the like. The solid-state lighting of the light-emitting diode has the advantages of small volume, good luminous efficiency, long life, high reliability, not easy to break, no heat radiation, no mercury pollution, low energy consumption, etc., and is not only energy-saving, environmentally friendly and safe lighting, but also Because of its high chroma characteristics, it has also become a generation of backlight sources under the flat-panel display, and has become an important research field of production, education and research in various countries, and is also a star industry that has attracted much attention.

在一般的發光二極體的使用上,發光二極體係固晶設置於一金屬支架上,利用金屬支架達成連接電訊號/控制訊號以及散熱等功能。而上述金屬支架會裝設有晶片模座,以利發光二極體的固晶及後續的樹脂封裝製程。 In the use of a general light-emitting diode, the light-emitting diode system is fixed on a metal bracket, and the metal bracket is used to connect the electrical signal/control signal and heat dissipation. The metal bracket is provided with a wafer mold base for the solid crystal of the light-emitting diode and the subsequent resin packaging process.

但是由於晶片模座的製造,是藉由塑膠射出模具在該金屬支架上利用射出方法所製成,且利用模具上的擋膠結構阻擋塑料流至導電端子之間的空隙,但塑膠射出時所造成的液態塑料的竄流以及射出壓力,即可能造成晶片模座之結構變形。另外,上述在射出成型的製程中,可能會出現靠破位置不穩定,而造成溢膠等不當的情況。 However, since the manufacture of the wafer mold base is made by the injection molding method on the metal bracket by the plastic injection mold, and the rubber stopper structure on the mold is used to block the plastic flow to the gap between the conductive terminals, but the plastic is injected. The resulting turbulent flow of the liquid plastic and the injection pressure may cause structural deformation of the wafer mold base. In addition, in the above-described process of injection molding, there may be cases where the broken position is unstable, and the glue or the like is improperly caused.

再一方面,由於導電端子等金屬物件可能受到塑膠射出模具的直接接觸而導致金屬表面的刮傷,而影響該些導電端子在傳送電流或訊號上的品質。 On the other hand, since the metal objects such as the conductive terminals may be directly contacted by the plastic injection mold, the metal surface is scratched, which affects the quality of the conductive terminals on the current or signal.

緣是,本發明人有感上述缺失之可改善,提出一種設計合理且有效改善上述缺失之本發明。 The reason is that the inventors have felt that the above-mentioned deficiency can be improved, and proposes a present invention which is rational in design and effective in improving the above-mentioned deficiency.

本發明之主要目的,在於提供一種導線架之製造方法,該方法係在射出步驟中將塑料填滿於相鄰的導電端子之間的裸空部,以補強下料時的晶片承載座之強度,進而提高所生產之導線架料帶的品質。 The main object of the present invention is to provide a method for manufacturing a lead frame, which is to fill a bare space between adjacent conductive terminals in an ejection step to reinforce the strength of the wafer carrier during blanking. , thereby improving the quality of the lead frame strip produced.

為了達成上述之目的,本發明係提供一種導線架之製造方法,步驟如下:首先,在一基板上施以一沖壓步驟,使該基板上形成複數個導線架,每一該導線架包含有至少一個功能區及複數個導電端子,該些導電端子係對應地排列設置於該功能區的兩側,且相鄰的該些導電端子之間形成有一裸空部。接著,射出一塑膠材料於每一該導線架上,以成型一晶片承載座於每一該導線架上,且該塑膠材料更填入相鄰的該些導電端子之間的該裸空部中,以形成一保護結構;接下來,進行一彎折步驟,以彎折該些導電端子,並且移除該保護結構。 In order to achieve the above object, the present invention provides a method for manufacturing a lead frame, the steps are as follows: First, a stamping step is performed on a substrate to form a plurality of lead frames on the substrate, each of the lead frames including at least A functional area and a plurality of conductive terminals are disposed on the two sides of the functional area correspondingly, and a bare space is formed between the adjacent conductive terminals. Then, a plastic material is injected on each of the lead frames to form a wafer carrier on each of the lead frames, and the plastic material is further filled into the bare space between the adjacent conductive terminals. To form a protective structure; next, a bending step is performed to bend the conductive terminals and remove the protective structure.

本發明亦提供另一種導線架之製造方法,步驟如下:在一基板上施以一沖壓步驟,使該基板形成複數個導線架,每一該導線架上包含有至少一個功能區及複數個導電端子,該些導電端子係對應地排列設置於該功能區的兩 側,而相鄰的該些導電端子之間形成有一裸空部,且在本沖壓步驟中同時對該些導電端子進行彎折。接著,射出一塑膠材料於每一該導線架上以成型一晶片承載座,且該塑膠材料更填入相鄰的該些導電端子之間的該裸空部,以形成一保護結構。 The invention also provides a method for manufacturing another lead frame, the steps are as follows: a stamping step is performed on a substrate to form a plurality of lead frames, each of the lead frames including at least one functional area and a plurality of conductive lines Terminals, the conductive terminals are correspondingly arranged in two of the functional areas A bare portion is formed between the adjacent conductive terminals, and the conductive terminals are simultaneously bent in the punching step. Then, a plastic material is injected on each of the lead frames to form a wafer carrier, and the plastic material is further filled into the bare space between the adjacent conductive terminals to form a protective structure.

本發明具有以下有益的效果:本發明提出之製造方法,利用射出方法成型該晶片承載座,同時將塑膠材料填滿於相鄰導電端子之間的裸空部,以形成該保護結構,該保護結構可提高該晶片承載座的強度,且可避免金屬物件的表面受損的情況。 The present invention has the following beneficial effects: the manufacturing method proposed by the present invention, the wafer carrier is formed by an injection method, and a plastic material is filled in a bare space between adjacent conductive terminals to form the protection structure. The structure can increase the strength of the wafer carrier and avoid damage to the surface of the metal object.

為使能更進一步瞭解本發明之特徵及技術內容,請參閱以下有關本發明之詳細說明與附圖,然而所附圖式僅提供參考與說明用,並非用來對本發明加以限制者。 For a better understanding of the features and technical aspects of the present invention, reference should be made to the accompanying drawings.

請參閱第一圖至第三圖,本發明係提供一種導線架之製造方法,本發明提出一種導線架之製造方法,其係用以製作一種導線架10,導線架10係規則地排列於一基板1上,以利後續的生產流程。每一個導線架10具有一晶片承載座101以及複數個排列於晶片承載座101兩側的導電端子102,且位於該晶片承載座101之同側的導電端子102之間形成有裸空部103,該裸空部103中係填入有一保護結構105,該保護結構105可補強下料時晶片承載座101的強度,且該保護結構105可避免導電端子102或其他金屬料件的壓傷問題。其 製造方法包括如下步驟: Please refer to the first to third figures. The present invention provides a method for manufacturing a lead frame. The present invention provides a method for manufacturing a lead frame, which is used to manufacture a lead frame 10, which is regularly arranged in a lead frame 10. On the substrate 1, to facilitate the subsequent production process. Each lead frame 10 has a wafer carrier 101 and a plurality of conductive terminals 102 arranged on both sides of the wafer carrier 101, and a bare space 103 is formed between the conductive terminals 102 on the same side of the wafer carrier 101. The bare space portion 103 is filled with a protective structure 105, which can reinforce the strength of the wafer carrier 101 when the material is cut, and the protection structure 105 can avoid the problem of crushing of the conductive terminal 102 or other metal material. its The manufacturing method includes the following steps:

步驟(a)提供一基板1,其大致上為一金屬薄板,並於該基板上施以一沖壓製程,使該基板1形成複數個導線架10。如第二圖所示,該基板1上包含有複數個具有功能區100及導電端子102的導線架10,而在本具體實施例中,複數個該導線架10係規則地排列於該導線架料帶上,每一該導線架10包含有一功能區100及三組導電端子102,該三組係相互對應地排列設置於該功能區100的兩側,且相鄰的導電端子102之間形成有一裸空部103,且該每一導電端子102具有一外側端1022及一內側端1021。 The step (a) provides a substrate 1 which is substantially a metal thin plate and applies a stamping process on the substrate to form the plurality of lead frames 10 on the substrate 1. As shown in the second figure, the substrate 1 includes a plurality of lead frames 10 having a functional area 100 and conductive terminals 102. In the specific embodiment, a plurality of the lead frames 10 are regularly arranged on the lead frame. Each of the lead frames 10 includes a functional area 100 and three sets of conductive terminals 102. The three sets are arranged correspondingly on opposite sides of the functional area 100, and formed between adjacent conductive terminals 102. There is a bare portion 103, and each of the conductive terminals 102 has an outer end 1022 and an inner end 1021.

另外,該基板1可採用鐵或銅材質的底材薄片,而在施以沖壓製程之後,該基板1可再進行一電鍍步驟,例如包括鍍底銅、鍍鎳、鍍銀等電鍍製程,以得到更好的防銹效果,亦可增加導線架料帶的硬度。 In addition, the substrate 1 can adopt a substrate sheet of iron or copper, and after the stamping process is performed, the substrate 1 can be further subjected to an electroplating step, for example, an electroplating process including plating copper, nickel plating, silver plating, etc. A better anti-rust effect can be obtained, and the hardness of the lead frame strip can also be increased.

步驟(b)射出一塑膠材料。請參閱第二A圖及第三圖,利用射出成型技術於每一該導線架10上成型有一晶片承載座101,該晶片承載座101係覆蓋於該功能區100上,並裸露出該功能區100的中央位置;同時該晶片承載座101更使該些導電端子102的內側端1021裸露於晶片承載座101內部,並使該些導電端子102的外側端1022延伸凸設於該晶片承載座101的外部。再者,在本步驟中,更將該塑膠材料填入相鄰的導電端子102的外側端1022之間的裸空部10 3,以形成保護結構105。 Step (b) ejects a plastic material. Referring to FIG. 2A and FIG. 3 , a wafer carrier 101 is formed on each of the lead frames 10 by using an injection molding technique. The wafer carrier 101 covers the functional area 100 and exposes the functional area. The wafer carrier 101 further exposes the inner end 1021 of the conductive terminals 102 to the inside of the wafer carrier 101, and the outer ends 1022 of the conductive terminals 102 extend and protrude from the wafer carrier 101. The outside. Moreover, in this step, the plastic material is further filled into the bare space 10 between the outer ends 1022 of the adjacent conductive terminals 102. 3, to form a protective structure 105.

再一方面,在本具體實施例中,每一個導線架10更包括四個固定腳104,該四個固定腳104係由該功能區100向晶片承載座101的外側延伸;而該些固定腳104大致上係成型於該晶片承載座101的四個角落位置,而每一固定腳104與其相鄰之導電端子102的外側端1022之間同樣形成有上述之裸空部103,因此該保護結構105則同樣地填滿位於固定腳104與其相鄰之導電端子102之間的裸空部103。 In another embodiment, in the specific embodiment, each of the lead frames 10 further includes four fixing legs 104 extending from the functional area 100 to the outside of the wafer carrier 101; and the fixing feet 104 is substantially formed in four corner positions of the wafer carrier 101, and each of the fixing legs 104 and the outer end 1022 of the adjacent conductive terminal 102 are also formed with the bare portion 103 described above, so the protection structure 105 then fills the bare space 103 between the fixed leg 104 and its adjacent conductive terminal 102.

如第三A圖至第三D圖所示,為了達到較佳的保護功能,該保護結構105之肉厚D1係大於該些導電端子102之肉厚D2,以使該保護結構105得以避免該些導電端子102的金屬表面受到模具的壓傷。例如,該保護結構105的肉厚D1係大於該些導電端子102的肉厚D2,且該保護結構105可具有上凸下平、上下皆凸、上平下凸或上下皆平等各種態樣。 As shown in FIG. 3A to FIG. 3D, in order to achieve a better protection function, the thickness D1 of the protection structure 105 is greater than the thickness D2 of the conductive terminals 102, so that the protection structure 105 can avoid the The metal surfaces of the conductive terminals 102 are crushed by the mold. For example, the thickness D1 of the protective structure 105 is greater than the thickness D2 of the conductive terminals 102, and the protective structure 105 may have various features such as upper convex flat, upper and lower convex, upper flat convex or upper and lower.

因此,在上述步驟之後,即可於基板1製成複數個導線架10,每一個導線架10具有一晶片承載座101以及複數個排列於晶片承載座101兩側的導電端子102,且位於該晶片承載座101之同側的導電端子102之間形成有裸空部103,該裸空部103中係填入有一保護結構105,該保護結構105即可避免導電端子102或其他金屬料件的壓傷問題。 Therefore, after the above steps, a plurality of lead frames 10 can be formed on the substrate 1. Each lead frame 10 has a wafer carrier 101 and a plurality of conductive terminals 102 arranged on both sides of the wafer carrier 101. A bare portion 103 is formed between the conductive terminals 102 on the same side of the wafer carrier 101. The bare portion 103 is filled with a protective structure 105, which can avoid the conductive terminals 102 or other metal materials. The problem of crushing.

而在後製程部分,該些導電端子102必須經過彎折,以形成焊接腳位;且保護結構105也必須加以去除。以下說明三種實施的方式: In the post-process portion, the conductive terminals 102 must be bent to form solder pads; and the protective structure 105 must also be removed. The following describes the three implementations:

方式1、在彎折該些導電端子102的同時,移除該保護結構105。換言之,在同一步驟中,利用工具同時彎折該些導電端子102及折斷該保護結構105,以將該保護結構105自該晶片承載座101上移除。 Mode 1. The protective structure 105 is removed while the conductive terminals 102 are bent. In other words, in the same step, the conductive terminals 102 are bent at the same time by the tool and the protective structure 105 is broken to remove the protective structure 105 from the wafer carrier 101.

方式2、先移除該保護結構105,再彎折該些導電端子102,換言之,利用不同的工序步驟,先折斷該保護結構105,再進行彎折該些導電端子的動作。 In the second embodiment, the protective structure 105 is removed, and the conductive terminals 102 are bent. In other words, the protective structure 105 is first broken by different process steps, and then the conductive terminals are bent.

方式3、先移除該些導電端子102,再彎折該保護結構105。 In the third embodiment, the conductive terminals 102 are removed first, and then the protection structure 105 is bent.

因此,最後成型之導線架料帶即可出貨給下游廠商。下游廠商將固定腳104切斷分離後(如第四圖所示),可於晶片承載座101中的功能區100上固設至少一個發光二極體晶片,同時利用導線連接發光二極體晶片以及導電端子102,再利用封裝材料填入晶片承載座101,使發光二極體晶片與導線包覆於封裝材料內部,即可構成一發光二極體單元。 Therefore, the final formed lead frame strip can be shipped to downstream manufacturers. After the downstream manufacturer cuts off the fixed leg 104 (as shown in the fourth figure), at least one light emitting diode chip can be fixed on the functional area 100 in the wafer carrier 101, and the light emitting diode chip is connected by using the wire. And the conductive terminal 102 is filled into the wafer carrier 101 by using a packaging material, and the LED body and the wire are coated inside the package material to form a light-emitting diode unit.

請參考第五圖,其為本發明之第二實施例,包括以下步驟(請同時參考第六圖及第七圖): Please refer to the fifth figure, which is a second embodiment of the present invention, including the following steps (please refer to the sixth figure and the seventh figure at the same time):

步驟(a)提供一基板1,其大致上為一金屬薄板,並於該基板1上施以一沖壓製程,使該基板1上形成複數個導線架10。如第一實施例之第二圖所示,該基板1上 包含有至少一個功能區100及導電端子102的導線架10,而在本具體實施例中,複數個該導線架10係規則地排列於該基板1上,每一該導線架10包含有一功能區100及三組導電端子102,該三組係相互對應地排列設置於該功能區100的兩側,且相鄰的導電端子102之間形成有一裸空部103。在本步驟中,更針對導電端子102進行沖壓成型;換言之,本實施例的沖壓步驟係同時利用沖壓成型該基板1及導電端子102,以使導電端子102具有彎折的結構。 The step (a) provides a substrate 1 which is substantially a thin metal plate, and a stamping process is applied to the substrate 1 to form a plurality of lead frames 10 on the substrate 1. As shown in the second figure of the first embodiment, on the substrate 1 The lead frame 10 includes at least one functional area 100 and a conductive terminal 102. In the embodiment, a plurality of the lead frames 10 are regularly arranged on the substrate 1. Each of the lead frames 10 includes a functional area. 100 and three sets of conductive terminals 102 are arranged on the two sides of the functional area 100 corresponding to each other, and a bare space 103 is formed between the adjacent conductive terminals 102. In this step, the conductive terminal 102 is further subjected to press forming; in other words, the stamping step of the present embodiment simultaneously press-forms the substrate 1 and the conductive terminal 102 so that the conductive terminal 102 has a bent structure.

另外,該基板1可採用鐵或銅材質的底材薄片,而在施以沖壓製程之後,該基板1可再進行一電鍍步驟,例如包括鍍底銅、鍍鎳、鍍銀等電鍍製程,以得到更好的防銹效果,亦可增加導線架料帶的硬度。 In addition, the substrate 1 can adopt a substrate sheet of iron or copper, and after the stamping process is performed, the substrate 1 can be further subjected to an electroplating step, for example, an electroplating process including plating copper, nickel plating, silver plating, etc. A better anti-rust effect can be obtained, and the hardness of the lead frame strip can also be increased.

步驟(b)射出一塑膠材料。請參閱第六圖及第七圖,利用射出成型技術於每一該導線架10上成型有一晶片承載座101,該晶片承載座101係覆蓋於該功能區100上,並裸露出該功能區100的中央位置;同時該晶片承載座101更使該些導電端子102的內側端1021裸露於該晶片承載座101內部,而該些導電端子102的外側端1022延伸凸設於該晶片承載座101的外部。再者,在本步驟中,更將該塑膠材料填入相鄰的導電端子102的外側端1022之間的裸空部103,以形成保護結構105。 Step (b) ejects a plastic material. Referring to FIG. 6 and FIG. 7 , a wafer carrier 101 is formed on each of the lead frames 10 by using an injection molding technique. The wafer carrier 101 covers the functional area 100 and exposes the functional area 100. The inner end 1021 of the conductive terminals 102 is exposed to the inside of the wafer carrier 101, and the outer ends 1022 of the conductive terminals 102 are extended and protruded from the wafer carrier 101. external. Moreover, in this step, the plastic material is further filled into the bare space 103 between the outer ends 1022 of the adjacent conductive terminals 102 to form the protective structure 105.

再一方面,在本具體實施例中,每一個導線架10更包括四個固定腳104,該四個固定腳104係由該功能區100向晶片承載座101的外側延伸;該四個固定腳104大致上係成型於該晶片承載座101的四個角落位置,而每一固定腳104與其相鄰之導電端子102之間同樣形成有上述之裸空部103,因此該保護結構105則同樣地填滿位於固定腳104與其相鄰之導電端子102之間的裸空部103。 In another embodiment, in the specific embodiment, each of the lead frames 10 further includes four fixing legs 104 extending from the functional area 100 to the outside of the wafer carrier 101; the four fixing feet 104 is substantially formed at four corner positions of the wafer carrier 101, and each of the fixing legs 104 and the adjacent conductive terminals 102 are also formed with the bare portion 103 described above, so the protective structure 105 is similarly The bare space 103 between the fixed leg 104 and the adjacent conductive terminal 102 is filled.

同於第一實施例,如第五A圖至第五D圖所示,為了達到較佳的保護功能,該保護結構105之肉厚D1係大於該些導電端子102之肉厚D2,以使該保護結構105得以保護該些導電端子102的金屬表面受到模具的壓傷,且該保護結構105可具有上凸下平、上下皆凸、上平下凸或上下皆平等各種態樣。 As shown in the fifth embodiment, as shown in the fifth to fifth figures, in order to achieve a better protection function, the thickness D1 of the protective structure 105 is greater than the thickness D2 of the conductive terminals 102, so that The protective structure 105 protects the metal surface of the conductive terminals 102 from being crushed by the mold, and the protective structure 105 can have various features such as upper convex flat, upper and lower convex, upper flat convex or upper and lower.

因此,在上述步驟之後,即可製成一種基板1,其上具有複數個導線架10,每一個導線架10具有一晶片承載座101以及複數個排列於晶片承載座101兩側的導電端子102,且位於該晶片承載座101之同側的導電端子102之間形成有裸空部103,該裸空部103中係填入有一保護結構105,該保護結構105即可避免導電端子102或其他金屬料件的壓傷問題。 Therefore, after the above steps, a substrate 1 having a plurality of lead frames 10 thereon, each lead frame 10 having a wafer carrier 101 and a plurality of conductive terminals 102 arranged on both sides of the wafer carrier 101 can be fabricated. A bare portion 103 is formed between the conductive terminals 102 on the same side of the wafer carrier 101. The bare portion 103 is filled with a protective structure 105. The protective structure 105 can avoid the conductive terminals 102 or other. The problem of crushing of metal parts.

而在後製程部分,在射出塑膠材料成型晶片承載座101的步驟之後,更包括一壓出步驟,以移除該保護結構105。 In the post-process portion, after the step of projecting the plastic material forming wafer carrier 101, an extrusion step is further included to remove the protective structure 105.

最後,成型之導線架料帶即可出貨給下游廠商。下游廠商將固定腳104切斷分離後(如第八圖所示),於晶片承載座101中的功能區100上固設至少一個發光二極體晶片,同時利用導線連接發光二極體晶片以及導電端子102的內側端1021,再利用封裝材料填入晶片承載座101中,以使發光二極體晶片與導線包覆於封裝材料內部,即可構成一發光二極體單元。 Finally, the formed lead frame strip can be shipped to downstream manufacturers. After the downstream manufacturer cuts off the fixed leg 104 (as shown in FIG. 8), at least one light emitting diode chip is fixed on the functional area 100 in the wafer carrier 101, and the light emitting diode chip is connected by using a wire. The inner end 1021 of the conductive terminal 102 is filled into the wafer carrier 101 by using a packaging material, so that the light emitting diode wafer and the wire are wrapped inside the package material to form a light emitting diode unit.

惟以上所述僅為本發明之較佳實施例,非意欲侷限本發明之專利保護範圍,故舉凡運用本發明說明書及圖式內容所為之等效變化,均同理皆包含於本發明之權利保護範圍內,合予陳明。 The above is only the preferred embodiment of the present invention, and is not intended to limit the scope of the present invention. Therefore, the equivalents of the present invention and the equivalents of the drawings are all included in the present invention. Within the scope of protection, it is given to Chen Ming.

1‧‧‧基板 1‧‧‧Substrate

10‧‧‧導線架 10‧‧‧ lead frame

100‧‧‧功能區 100‧‧‧ functional area

101‧‧‧晶片承載座 101‧‧‧ wafer carrier

102‧‧‧導電端子 102‧‧‧Electrical terminals

1021‧‧‧內側端 1021‧‧‧Inside

1022‧‧‧外側端 1022‧‧‧Outside

103‧‧‧裸空部 103‧‧‧ naked room

104‧‧‧固定腳 104‧‧‧Fixed feet

105‧‧‧保護結構 105‧‧‧Protection structure

D1、D2‧‧‧肉厚 D1, D2‧‧‧ meat thick

第一圖係為本發明第一實施例之導線架製作方法的流程圖。 The first figure is a flow chart of a method of manufacturing a lead frame according to a first embodiment of the present invention.

第二圖係為本發明第一實施例之導線架料帶之示意圖。 The second figure is a schematic view of the lead frame strip of the first embodiment of the present invention.

第二A圖係為第二圖之A部分之示意圖,其顯示該些導電端子之間的裸空部。 The second A is a schematic view of the portion A of the second figure showing the bare space between the conductive terminals.

第三圖係顯示保護結構成型於該裸空部之示意圖。 The third figure shows a schematic view of the protective structure formed on the bare portion.

第三A圖至第三D圖係為本發明之保護結構的四種結構態樣。 The third to third D drawings are the four structural aspects of the protective structure of the present invention.

第四圖係顯示本發明第一實施例之單一導線架之該些導電端子彎折後的示意圖。 The fourth figure shows a schematic view of the conductive terminals of the single lead frame of the first embodiment of the present invention after being bent.

第五圖係為本發明第二實施例之導線架料帶製作方法的流程圖。 The fifth figure is a flow chart of a method for manufacturing a lead frame strip according to a second embodiment of the present invention.

第六圖係為本發明第二實施例之導線架之示意圖,其顯示該些導電端子之間的裸空部。 Figure 6 is a schematic view of a lead frame of a second embodiment of the present invention showing bare spaces between the conductive terminals.

第七圖係顯示保護結構成型於該裸空部之示意圖。 The seventh figure shows a schematic view of the protective structure formed on the bare portion.

第八圖係顯示本發明第二實施例之單一導線架的示意圖。 Figure 8 is a schematic view showing a single lead frame of a second embodiment of the present invention.

本案代表圖為流程圖,故無元件符號說明。 The representative diagram of this case is a flow chart, so there is no component symbol description.

Claims (16)

一種導線架之製造方法,包括以下步驟:在一基板上施以一沖壓步驟,使該基板形成有複數個導線架,每一該導線架具有一功能區及複數個導電端子,該些導電端子係對應地排列設置於該功能區的兩側,而相鄰的該些導電端子之間形成有一裸空部,每一該導電端子具有一外側端及一內側端;射出一塑膠材料於每一個該導線架上,以成型一晶片承載座,且該塑膠材料更填入相鄰的該些導電端子之間的該裸空部,以形成一保護結構;以及進行一彎折步驟,以彎折該些導電端子,且移除該保護結構。 A manufacturing method of a lead frame includes the following steps: applying a stamping step on a substrate, the substrate is formed with a plurality of lead frames, each of the lead frames having a functional area and a plurality of conductive terminals, the conductive terminals Correspondingly arranged on both sides of the functional area, and a bare space is formed between the adjacent conductive terminals, each of the conductive terminals has an outer end and an inner end; and a plastic material is ejected in each Forming a wafer carrier on the lead frame, and the plastic material further fills the bare space between the adjacent conductive terminals to form a protective structure; and performing a bending step to bend The conductive terminals are removed and the protective structure is removed. 如申請專利範圍第1項所述之導線架之製造方法,其中在該沖壓步驟中,每一個該導線架更成型有複數個固定腳。 The method of manufacturing a lead frame according to claim 1, wherein in the punching step, each of the lead frames is further formed with a plurality of fixed legs. 如申請專利範圍第2項所述之導線架之製造方法,其中在射出一塑膠材料的步驟中,該晶片承載座係覆蓋於該功能區,並使該些導電端子的內側端裸露於該晶片承載座內部,該些導電端子的外側端延伸於該晶片承載座的外部,而相鄰的該些導電端子之外側端之間以及該固定腳與其相鄰之該導電端子的該外側端之間均形成該裸空部,該塑膠材料係填入該裸空部以形成該保護結構。 The method of manufacturing a lead frame according to claim 2, wherein in the step of ejecting a plastic material, the wafer carrier covers the functional area, and the inner ends of the conductive terminals are exposed to the wafer Inside the carrier, the outer ends of the conductive terminals extend outside the wafer carrier, and between the adjacent outer ends of the conductive terminals and between the outer ends of the conductive terminals adjacent to the fixed pins The bare space is formed, and the plastic material is filled in the bare space to form the protective structure. 如申請專利範圍第1項所述之導線架之製造方法,其中在射出一塑膠材料的步驟中,該晶片承載座係覆蓋於該功能區,並使該些導電端子的內側端裸露於該晶片承載座內部,該些導電端子的外側端延伸於該晶片承載座的外部,而相鄰的該些導電端子之外側端之間形成該裸空部,該塑膠材料係填入該裸空部以形成該保護結構。 The method of manufacturing a lead frame according to claim 1, wherein in the step of ejecting a plastic material, the wafer carrier covers the functional area, and the inner ends of the conductive terminals are exposed to the wafer Inside the carrier, the outer ends of the conductive terminals extend outside the wafer carrier, and the bare portions are formed between the adjacent side ends of the adjacent conductive terminals, and the plastic material is filled in the bare space. The protective structure is formed. 如申請專利範圍第3或4項所述之導線架之製造方法,其中該保護結構之肉厚係大於該些導電端子之肉厚。 The method of manufacturing a lead frame according to claim 3, wherein the protective structure has a thickness greater than a thickness of the conductive terminals. 如申請專利範圍第5項所述之導線架之製造方法,其中該保護結構係為上凸下平、上下皆凸、上平下凸或上下皆平的結構。 The method for manufacturing a lead frame according to claim 5, wherein the protective structure is a structure in which the upper convex portion is flat, the upper and lower sides are convex, the upper flat is convex, or the upper and lower sides are flat. 如申請專利範圍第1項所述之導線架之製造方法,其中在該彎折步驟中,係於彎折該些導電端子的同時,移除該保護結構。 The method of manufacturing a lead frame according to claim 1, wherein in the bending step, the protective structure is removed while bending the conductive terminals. 如申請專利範圍第1項所述之導線架之製造方法,其中在該彎折步驟中,係於彎折該些導電端子之前,移除該保護結構。 The method of manufacturing a lead frame according to claim 1, wherein in the bending step, the protective structure is removed before the conductive terminals are bent. 如申請專利範圍第1項所述之導線架之製造方法,其中在該彎折步驟中,係於彎折該些導電端子之後,移除該保護結構。 The method of manufacturing a lead frame according to claim 1, wherein in the bending step, the protective structure is removed after bending the conductive terminals. 一種導線架之製造方法,包括以下步驟:在一基板上施以一沖壓步驟,使該基板形成有複數個 導線架,該每一導線架具有一功能區及複數個導電端子,該些導電端子係對應地排列設置於該功能區的兩側,而相鄰的該些導電端子之間形成有一裸空部,該每一導電端子具有一外側端及一內側端,且同時對該些導電端子進行彎折;以及射出一塑膠材料於每一導線架上,以成型一晶片承載座,且該塑膠材料更填入相鄰的該些導電端子之間的該裸空部,以形成一保護結構。 A method for manufacturing a lead frame, comprising the steps of: applying a stamping step on a substrate to form a plurality of substrates a lead frame, each lead frame has a functional area and a plurality of conductive terminals, the conductive terminals are correspondingly arranged on two sides of the functional area, and a bare space is formed between the adjacent conductive terminals Each of the conductive terminals has an outer end and an inner end, and at the same time, the conductive terminals are bent; and a plastic material is injected on each lead frame to form a wafer carrier, and the plastic material is further The bare space between the adjacent conductive terminals is filled to form a protective structure. 、如申請專利範圍第10項所述之導線架料之製造方法,其中在該沖壓步驟中,每一個該導線架更成型有複數個固定腳。 The method of manufacturing a lead frame material according to claim 10, wherein in the punching step, each of the lead frames is further formed with a plurality of fixed legs. 、如申請專利範圍第11項所述之導線架之製造方法,其中在射出一塑膠材料的步驟中,該晶片承載座係覆蓋於該功能區,並使該些導電端子的內側端裸露於該晶片承載座內部,該些導電端子的外側端則延伸於該晶片承載座的外部,而相鄰的該些導電端子之外側端之間以及該固定腳與其相鄰之該導電端子的外側端之間均形成該裸空部,該塑膠材料係填入該裸空部以形成該保護結構。 The method of manufacturing a lead frame according to claim 11, wherein in the step of ejecting a plastic material, the wafer carrier covers the functional area, and the inner ends of the conductive terminals are exposed to the Inside the wafer carrier, the outer ends of the conductive terminals extend outside the wafer carrier, and the outer ends of the adjacent conductive terminals and the outer ends of the conductive terminals adjacent to the fixed pins The bare space is formed therebetween, and the plastic material is filled in the bare space to form the protective structure. 如申請專利範圍第10項所述之導線架之製造方法,其中在射出一塑膠材料的步驟中,該晶片承載座係覆蓋於該功能區,並使該些導電端子的內側端裸露於該晶片承載座內部,該些導電端子的第外側端延伸於該晶片承載座的外部,而相鄰的該些導電端子之外 側端之間形成該裸空部,該塑膠材料係填入該裸空部以形成該保護結構。 The method of manufacturing a lead frame according to claim 10, wherein in the step of ejecting a plastic material, the wafer carrier covers the functional area, and the inner ends of the conductive terminals are exposed to the wafer Inside the carrier, the outer ends of the conductive terminals extend outside the wafer carrier, and adjacent to the adjacent conductive terminals The bare space is formed between the side ends, and the plastic material is filled into the bare space to form the protective structure. 如申請專利範圍第12或13項所述之導線架之製造方法,其中該保護結構之肉厚係大於該些導電端子之肉厚。 The method of manufacturing a lead frame according to claim 12, wherein the protective structure has a thickness greater than a thickness of the conductive terminals. 如申請專利範圍第14項所述之導線架之製造方法,其中該保護結構係為上凸下平、上下皆凸、上平下凸或上下皆平的結構。 The method for manufacturing a lead frame according to claim 14, wherein the protective structure is a structure in which the upper convex portion is flat, the upper and lower sides are convex, the upper flat is convex, or the upper and lower sides are flat. 如申請專利範圍第10項所述之導線架料之製造方法,其中在射出一塑膠材料的步驟之後,更包括一壓出步驟,以移除該保護結構。 The method of manufacturing a lead frame material according to claim 10, wherein after the step of ejecting a plastic material, an extrusion step is further included to remove the protective structure.
TW98131517A 2009-09-18 2009-09-18 Manufacturing method of lead frame TWI381507B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW98131517A TWI381507B (en) 2009-09-18 2009-09-18 Manufacturing method of lead frame

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW98131517A TWI381507B (en) 2009-09-18 2009-09-18 Manufacturing method of lead frame

Publications (2)

Publication Number Publication Date
TW201112373A TW201112373A (en) 2011-04-01
TWI381507B true TWI381507B (en) 2013-01-01

Family

ID=44909248

Family Applications (1)

Application Number Title Priority Date Filing Date
TW98131517A TWI381507B (en) 2009-09-18 2009-09-18 Manufacturing method of lead frame

Country Status (1)

Country Link
TW (1) TWI381507B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW312845B (en) * 1996-07-08 1997-08-11 Ind Tech Res Inst Packaging method of semiconductor chip
EP0698292B1 (en) * 1994-03-09 2001-12-05 National Semiconductor Corporation Method of forming a moulded lead frame
EP0730781B1 (en) * 1994-08-23 2002-11-27 National Semiconductor Corporation A lead frame having layered conductive planes
EP1261031A2 (en) * 2001-05-18 2002-11-27 Lintec Corporation Tape for forming resin tie bar on a lead frame
TWI246209B (en) * 2005-01-07 2005-12-21 Tato Prec Ind Co Ltd Manufacturing method for leadframe of light emitting diode and the structure thereof
US20090072334A1 (en) * 2007-07-31 2009-03-19 Yamaha Corporation Semiconductor device, pre-mold package, and manufacturing method therefor
US20090186434A1 (en) * 2007-01-31 2009-07-23 Bily Wang Led chip package structre with a plurality of thick guiding and a method for manufactruing the same

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0698292B1 (en) * 1994-03-09 2001-12-05 National Semiconductor Corporation Method of forming a moulded lead frame
EP0730781B1 (en) * 1994-08-23 2002-11-27 National Semiconductor Corporation A lead frame having layered conductive planes
TW312845B (en) * 1996-07-08 1997-08-11 Ind Tech Res Inst Packaging method of semiconductor chip
EP1261031A2 (en) * 2001-05-18 2002-11-27 Lintec Corporation Tape for forming resin tie bar on a lead frame
TWI246209B (en) * 2005-01-07 2005-12-21 Tato Prec Ind Co Ltd Manufacturing method for leadframe of light emitting diode and the structure thereof
US20090186434A1 (en) * 2007-01-31 2009-07-23 Bily Wang Led chip package structre with a plurality of thick guiding and a method for manufactruing the same
US20090072334A1 (en) * 2007-07-31 2009-03-19 Yamaha Corporation Semiconductor device, pre-mold package, and manufacturing method therefor

Also Published As

Publication number Publication date
TW201112373A (en) 2011-04-01

Similar Documents

Publication Publication Date Title
US20060102918A1 (en) Package Structure of a Surface Mount Device Light Emitting Diode
JP2020502779A (en) QFN surface mount type RGB-LED package module and method of manufacturing the same
JP2007189150A (en) Lead frame for low-height led device and method for manufacturing same
WO2008138183A1 (en) Side emission type led
CN104124318A (en) Light-emitting diode packaging structure and manufacturing method thereof
JP2012204754A (en) Lead frame for led light emitting element, manufacturing method of the lead frame, and led package using the lead frame
WO2015172550A1 (en) Led lamp and manufacturing process therefor and backlight module
JP2012182357A (en) Lead frame substrate for led light emitting element, led light emitting element device, and lead frame for the led light emitting element
EP2639841A1 (en) Light-emitting device, and method for manufacturing circuit board
JP2015015405A (en) Led module and light device equipped with the same
JP2014082408A (en) Lead frame for led light-emitting element, manufacturing method therefor and led package using the same
TWI381507B (en) Manufacturing method of lead frame
US20120314419A1 (en) Heat dissipation structure of light-emitting diode
CN104810462A (en) ESOP8 lead frame of medium-and high-power LED driving chip
JP6104506B2 (en) Mold structure for light emitting diode package
CN103545415B (en) The manufacture method of light emitting diode
TWI484668B (en) Manufacturing method of light emitting diodes
CN201060870Y (en) Side light-emitting diode device
CN204573961U (en) Radiator with embedded lines and LED module
CN102052643A (en) Manufacturing method of lead frame
JP2015018847A (en) Led module and illumination device including the same
CN103682063A (en) Laterally light-emitting LED packaging structure and manufacturing method for laterally light-emitting LED packaging structure
CN210156422U (en) LED support and LED lamp pearl
CN104791734A (en) Heat sink with embedded circuit, manufacturing method thereof, LED module and manufacturing method thereof
CN208608226U (en) Modified form LED support

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees