TWI313047B - - Google Patents

Download PDF

Info

Publication number
TWI313047B
TWI313047B TW092101441A TW92101441A TWI313047B TW I313047 B TWI313047 B TW I313047B TW 092101441 A TW092101441 A TW 092101441A TW 92101441 A TW92101441 A TW 92101441A TW I313047 B TWI313047 B TW I313047B
Authority
TW
Taiwan
Prior art keywords
wafer
substrate
sealant
forming
bearing surface
Prior art date
Application number
TW092101441A
Other languages
English (en)
Chinese (zh)
Other versions
TW200414460A (en
Inventor
Chang Kenny
Original Assignee
Via Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Tech Inc filed Critical Via Tech Inc
Priority to TW092101441A priority Critical patent/TW200414460A/zh
Publication of TW200414460A publication Critical patent/TW200414460A/zh
Application granted granted Critical
Publication of TWI313047B publication Critical patent/TWI313047B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Wire Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
TW092101441A 2003-01-23 2003-01-23 Method for fabricating a chip package TW200414460A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW092101441A TW200414460A (en) 2003-01-23 2003-01-23 Method for fabricating a chip package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW092101441A TW200414460A (en) 2003-01-23 2003-01-23 Method for fabricating a chip package

Publications (2)

Publication Number Publication Date
TW200414460A TW200414460A (en) 2004-08-01
TWI313047B true TWI313047B (enExample) 2009-08-01

Family

ID=45072705

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092101441A TW200414460A (en) 2003-01-23 2003-01-23 Method for fabricating a chip package

Country Status (1)

Country Link
TW (1) TW200414460A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8502377B2 (en) 2010-08-06 2013-08-06 Mediatek Inc. Package substrate for bump on trace interconnection

Also Published As

Publication number Publication date
TW200414460A (en) 2004-08-01

Similar Documents

Publication Publication Date Title
US8378480B2 (en) Dummy wafers in 3DIC package assemblies
US7915080B2 (en) Bonding IC die to TSV wafers
CN103915414B (zh) 倒装芯片晶片级封装及其方法
US6900534B2 (en) Direct attach chip scale package
US9064879B2 (en) Packaging methods and structures using a die attach film
US7348218B2 (en) Semiconductor packages and methods of manufacturing thereof
CN102844861B (zh) 对用于裸片翘曲减少的组装的ic封装衬底的tce补偿
TWI662667B (zh) 封裝結構及其製造方法
US20150262972A1 (en) Integrated circuit assemblies with reinforcement frames, and methods of manufacture
US12136565B2 (en) Semiconductor device package and manufacturing method thereof
US8952528B2 (en) Semiconductor package and fabrication method thereof
CN101369561A (zh) 半导体芯片封装件、电子装置及其制造方法
US9147600B2 (en) Packages for multiple semiconductor chips
US7776648B2 (en) High thermal performance packaging for circuit dies
CN1832154A (zh) 散热器及使用该散热器的封装体
US20060273467A1 (en) Flip chip package and method of conducting heat therefrom
US20250070084A1 (en) Package structure including package lid with a recess and methods of forming the same
TWI313047B (enExample)
JP2003124431A (ja) ウェーハ状シート、チップ状電子部品、およびそれらの製造方法
CN200976345Y (zh) 芯片封装结构
CN103579168A (zh) 基板结构及具该基板结构的封装件
CN119725251A (zh) 电子封装件及其制法
CN118486660A (zh) 电子封装件及其制法
KR20070077685A (ko) 솔더 범프를 갖는 배선기판을 이용한 반도체 패키지 및그의 제조 방법

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent