TWI305115B - Glass circuit board and manufacturing method thereof - Google Patents

Glass circuit board and manufacturing method thereof Download PDF

Info

Publication number
TWI305115B
TWI305115B TW095113287A TW95113287A TWI305115B TW I305115 B TWI305115 B TW I305115B TW 095113287 A TW095113287 A TW 095113287A TW 95113287 A TW95113287 A TW 95113287A TW I305115 B TWI305115 B TW I305115B
Authority
TW
Taiwan
Prior art keywords
layer
circuit board
glass
metal
glass circuit
Prior art date
Application number
TW095113287A
Other languages
English (en)
Other versions
TW200740307A (en
Inventor
Feng Li Lin
Original Assignee
Gigno Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gigno Technology Co Ltd filed Critical Gigno Technology Co Ltd
Priority to TW095113287A priority Critical patent/TWI305115B/zh
Priority to US11/785,022 priority patent/US20070243404A1/en
Publication of TW200740307A publication Critical patent/TW200740307A/zh
Application granted granted Critical
Publication of TWI305115B publication Critical patent/TWI305115B/zh

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/388Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B17/00Layered products essentially comprising sheet glass, or glass, slag, or like fibres
    • B32B17/06Layered products essentially comprising sheet glass, or glass, slag, or like fibres comprising glass as the main or only constituent of a layer, next to another layer of a specific material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0302Properties and characteristics in general
    • H05K2201/0317Thin film conductor layer; Thin film passive component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0335Layered conductors or foils
    • H05K2201/0338Layered conductor, e.g. layered metal substrate, layered finish layer, layered thin film adhesion layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/12All metal or with adjacent metals
    • Y10T428/12493Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
    • Y10T428/12535Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.] with additional, spatially distinct nonmetal component
    • Y10T428/12597Noncrystalline silica or noncrystalline plural-oxide component [e.g., glass, etc.]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24273Structurally defined web or sheet [e.g., overall dimension, etc.] including aperture
    • Y10T428/24322Composite web or sheet
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Insulated Metal Substrates For Printed Circuits (AREA)

Description

1305115 九、發明說明: ' 【發明所屬之技術領域】 本發明係關於一種電路基板及其製造方法,特別關_ 一種玻璃電路板及其製造方法。 ' 【先前技術】 在高度資訊化社會的今日,多媒體應用市場不辦地条 逮擴張,積體電路(ic)技術也隨之朝電子裝置的數饭化w 網路化、區域連接化以及使用人性化的趨勢發展。為達上 述要求,電子元件必須配合高速處理化、多功能化、積集 化、小型輕量化及低價化等多方面之要求,也因此積體電 路封裝技術也跟著朝向微型化、高密度化發展。其中球格 陣列式構裝(Ball Grid Array, BGA ),晶片尺寸構裝 (Chip-Scale Package,CSP)覆晶構裝(Flip Chip),多晶 片模組(Multi-Chip Module, MCM )等高密度積體電路封 裝技術也因應而生。積體電路封裝密度所指的係為單位面 積所含之腳位(pin)數目多募的程度。 由於積體電路朝向輕薄化之設計,且當晶片縮小時, 腳位數目卻反而增加,使得腳位所對應之銲塾間距(pad pitch)及銲墊尺寸縮小化,相對的,於電路板上之金屬導 線的線距(trace pitch )也必須縮小化以符合小型化電子產 品的趨勢。因此業界發展出線距小於50娜(微米)的精密 間距(Fine pitch )技術,然而精密間距技術的前提,必須 要能製作出厚度約為〇.至0.5/zm或更薄,且機械強度良 6 1305115 好之金屬層, 滅渡製程。 一般而言,要達到如此的特性必 須使用真空 由於目前所使用之電路板,-般係以有機樹脂 作為基板材質,其中以有機樹脂為基材之電路板將難 支真二?賤渡製程所引起的尚溫,且樹脂材料之熱膨胳係數 (Coefficient of Thermal Expansion,CTE )非常大,因此容 易使製作於其上的金屬導線發生斷裂(crack)的情形;: 陶瓷基板雖可承受高溫,但與以有機樹脂為基材之電路板 =同’其表面具有非常多的孔隙,而難以形成厚度薄且連 續之金屬層或金屬導線。因此,精密間距技術於-般的電 =板難以應用,且當要進行小於的精密間距技術 ’ 增加的成本將是以倍數成長,也不符合實際應用。 — 所述’如何提供一種電路基板及其製造方法可使 精密^距技術容易實施,且不須增加大幅度之成本,實屬 當前重要課題之一。 1蜀 【發明内容】 有鐘於、+、_ 、工建課題,本發明之目的為提供一種玻璃電路 板及其製造方生 ^ n 4在’其係可易於應用於精密間距技術。 緣是, ^ ^ ·"'達上述目的,依據本發明之一種玻璃電路板 的衣扭主去係包括以下步驟:提供一玻璃基板;於玻璃基 板之〆表面形士 人 ^〜成一金屬層;於金屬層上形成一金屬結合 層;圖案化今厘& ^ i屬層與金屬結合層,以形成圖案化金屬層及 圖案化金屬社人 Q Q層’並暴露玻璃基板之部分表面;於玻璃 1305115 基板之部分表面以及圖案化金屬結合層上形成一絕緣 層,並於絕緣層形成至少一開口。 為達上述目的,依據本發明之一種玻璃電路板係包括 一玻璃基板、一圖案化金屬層、一圖案化金屬結合層以及 一絕緣層。玻璃基板係具有一表面;圖案化金屬層係設置 於玻璃基板之表面,並暴露玻璃基板之部分表面;圖案化 金屬結合層係設置於圖案化金屬層上;以及絕緣層係設置 於玻璃基板之部分表面及圖案化金屬結合層上,且絕緣層 ► 具有至少一開口。 承上所述,因依據本發明之一種玻璃電路板及其製造 方法,係將傳統以樹脂材料為基板的印刷電路板以玻璃基 板取代’因此能易於應用精密間距技術,以縮小電路板之 尺寸,進而能夠使其所應用之電子產品達到輕、薄、短、 小之要求° 【實施方式】 | 以下將參照相關圖式’說明依據本發明較佳實施例之 . 系統電路板及其製造方法,其中相同的元件將以相同的參 照符號加以說明。 請參照圖1所示’依據本發明較佳實補之玻璃電路 板的製造方法係包括步驟至步驟S05。 請參照圖2A所示,步驟S01及步驟s〇2係提供一玻 璃基板11,並於玻璃基板11之一表面1Π上形成一金屬 層12。於本實施例中,金屬層12之材質係選自於由欽、 8 1305115 鈦鎮合金、銘、鉻鎳、銅、鎳鈒合金、鉻銅合金、鎳鈦合 金及鉬所組成之族群中之至少其中之一。於本實施例中, 金屬層12之材質係為銅。 請參照圖2B所示,步驟S03係於金屬層12上形成一 金屬結合層13。於本實施例中,金屬結合層13係可為單 層結構或為多層結構,且其材質例如但不限於由鈦、鎳、 叙、銅、銘及金所組成之族群中之至少其中之一。於本實 施例中,單層結構之金屬結合層13之材質係可與金屬層 12之材質相同係為銅。當然,亦可如圖3所示,若為多層 結構之金屬結合層13’,其係依序包括.一鈦金屬層13a、一 鎳金屬層13b、一飢金屬層13c以及一銅金屬層13d。 請參照圖2C及圖2D所示,步驟S04係圖案化金屬層 12以及金屬結合層13,以形成一圖案化金屬層121以及 一圖案化金屬結合層131,並且暴露玻璃基板11之部分表 面111。於本實施例中,形成圖案化金屬層121以及圖案 化金屬結合層131之步驟係形成一光阻層於金屬結合層13 上,並將光阻層圖案化,以形成一圖案化光阻層14,並以 圖案化光阻層14為遮罩而對金屬層12以及金屬結合層13 進行钱刻,以移除部分金屬層12及部分金屬結合層13, 而形成圖案化金屬層121及圖案化金屬結合層131。 請參照圖2E所示,步驟S05係於玻璃基板11之部份 表面111及圖案化結合金屬層131上形成一絕緣層15,且 絕緣層15係具有至少一開口 151,而形成一玻璃電路板 1。於本實施例中,絕緣層15之開口 151係暴露出圖案化
1305115 金屬結合層131。 明參照圖2F所不,於本實施例中’係能夠以表面黏 著技術(SMT)、打線接合技術(wire bonding)或是覆晶 接合技術(Flip chip)將一電子元件2或一連接端子(圖 未顯示)設置於圖案化金屬結合層131上。而電子元件2 係可為一主動元件或一被動元件,因此電子元件2可為一 電阻器、一電容器、一電感器、一電晶體、一二極體、〆 晶片或一裸晶。 以上係針對本發明較佳實施例之玻璃電路板的製造 方法之詳細說明’其中亦一併說明玻璃電路板之構成,因 此於此則不再對玻璃電路板予以贅述。 、綜上所述,目依據本發日狀―種朗電路板及其製造 方法,係將傳統讀脂材料細究_為基㈣印刷電路 板以玻璃基板取代’由於相較於樹H板及_基板,玻 ^基,更具有耐高溫且表面孔隙少之特點,因此於玻璃基 =!較!於形成厚度薄,且機械強度良好之金屬層, 而能夠易於精密間距技術的實施,以縮小電路板之尺寸, 求。 电于屋達到輕、薄、短、小之要 本發性’而非為限制性者。任何未聪離 2發月之精神與μ,而對其進彳亍之等效 ,均 應包含於後附之申請專利範圍中。 > 〆 【圖式簡單說明】 1305115 圖1為顯示依據本發明較佳實施例之一種玻璃電路板 的製造方法之一流程圖; 圖2A至圖2F為顯示與圖1之流程配合應用之玻璃電 路板之示意圖;以及 圖3為顯示與圖1之步驟S03配合應用之玻璃電路板 之另一示意圖。 元件符號說明: I :玻璃電路板 II :玻璃基板 III :表面 12 :金屬層 121 :圖案化金屬層 13、13’ :金屬結合層 131 :圖案化金屬結合層 13a :鈦金屬層 13b :鎳金屬層 13c :鈒金屬層 13d :銅金屬層 14 :圖案化光阻層 15 :絕緣層 151 :開口 2:電子元件 S01-S05 :玻璃電路板的製造方法流程 11

Claims (1)

1305115 十、申請專利範圍: 1、 一種玻璃電路板的製造方法,包含: : 提供一玻璃基板; -- 於該玻璃基板之一表面形成一金屬層; 於該金屬層上形成一金屬結合層; 圖案化該金屬層與該金屬結合層,以暴露該玻璃基板 之部分該表面;以及 ' 於該玻璃基板之部分該表面及該圖案化金屬結合層上 • 形成一絕緣層,並於該絕緣層形成至少一開口。 2、 如申請專利範圍第1項所述之玻璃電路板的製造方法, 其中該絕緣層之該開口係暴露出該圖案化金屬結合層。 3、 如申請專利範圍第1項所述之玻璃電路板的製造方法, 其中該圖案化金屬層之材質係選自於由鈦、鈦鶴合金、 銘、鉻鎳、銅、鎳飢合金、鉻銅合金、鎳鈦合金及鉬所 •組成之族群中之至少其中之-。 4、 如申請專利範圍第1項所述之玻璃電路板的製造方法, 其中該金屬結合層之材質係選自於由鈇、鎳、飢、銅、 鋁及金所組成之族群中之至少其中之一。 5、 如申請專利範圍第1項所述之玻璃電路板的製造方法, 其中形成該圖案化金屬層及該圖案化金屬結合 12 1305115 層之步驟,係包含: 形成一光阻層於該金屬結合層上,並圖案化該光阻層, : 以形成一圖案化光阻層;以及 以該圖案化光阻層為遮罩蝕刻該金屬結合層及該金屬 層,以移除部分該金屬層及部分該金屬結合層,而形 成該圖案化金屬層及該圖案化金屬結合層,並暴露該 玻璃基板之部分該表面。 ❿ 6、如申請專利範圍第1項所述之玻璃電路板的製造方法, 更包含於該金屬結合層上,以表面黏著技術、打線接合 技術或覆晶接合技術設置一電子元件或一連接端子。 7、 如申請專利範圍第.6項所述之玻璃電路板的製造方法, 其中該電子元件係為一主動元件或一被動元件。 8、 如申請專利範圍第6項所述之玻璃電路板的製造方法, ® 其中該電子元件係為一電阻器、一電容器、一電感器、 . 一電晶體、一二極體、一晶片或一裸晶。 9、 一種玻璃電路板,包含: 一玻璃基板,具有一表面; 一圖案化金屬層,係設置於該玻璃基板之該表面,並 暴露該玻璃基板之部分該表面; 一圖案化金屬結合層,係設置於該圖案化金屬層上; 13 1305115 以及 一絕緣層,係設置於該玻璃基板之部分該表面及該圖 案化金屬結合層上,且該絕緣層具有至少一開口。 10、 如申請專利範圍第9項所述之玻璃電路板,其中該圖 案化金屬結合層係暴露於該絕緣層之該開口。 11、 如申請專利範圍第9項所述之玻璃電路板,其中該圖 案化金屬層之材質係選自於由鈦、鈦鶴合金、銘、鉻 鎳、銅、鎳鈒合金、鉻銅合金、錄鈦合金及钥所組成 之族群中之至少其中之。 12、 如申請專利範圍第9項所述之玻璃電路板,其中該金 屬結合層之材質係選自於由鈦、鎳、鈒、鋼、銘及金 所組成之族群中之至少其中之一。 13、 如申請專利範圍第9項所述之玻璃電路板,更包含一 電子元件或一連接端子,其係與該金屬結合層電性連 接。 14、 如申請專利範圍第13項所述之玻璃電路板,其中該 電子元件或該連接端子係表面黏著接合、打線接合或 覆晶接合於該金屬結合層上。 14 1305115 15、 如申請專利範圍第13項所述之玻璃電路板,其中該 電子元件係為一主動元件或一被動元件。 16、 如申請專利範圍第13項所述之玻璃電路板,其中該 電子元件僚為一電阻器、一電容器、一電感器、一電 晶體、一二極體、一晶片或一裸晶。 15
TW095113287A 2006-04-14 2006-04-14 Glass circuit board and manufacturing method thereof TWI305115B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW095113287A TWI305115B (en) 2006-04-14 2006-04-14 Glass circuit board and manufacturing method thereof
US11/785,022 US20070243404A1 (en) 2006-04-14 2007-04-13 Glass circuit board and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095113287A TWI305115B (en) 2006-04-14 2006-04-14 Glass circuit board and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TW200740307A TW200740307A (en) 2007-10-16
TWI305115B true TWI305115B (en) 2009-01-01

Family

ID=38605176

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095113287A TWI305115B (en) 2006-04-14 2006-04-14 Glass circuit board and manufacturing method thereof

Country Status (2)

Country Link
US (1) US20070243404A1 (zh)
TW (1) TWI305115B (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101431918B1 (ko) * 2012-12-31 2014-08-19 삼성전기주식회사 인쇄회로기판 및 인쇄회로기판의 표면처리방법
JP2015195305A (ja) * 2014-03-31 2015-11-05 イビデン株式会社 導体ポストを有するプリント配線板の製造方法ならびに導体ポストを有するプリント配線板
DE102014115815B4 (de) 2014-10-30 2022-11-17 Infineon Technologies Ag Verfahren zur herstellung eines schaltungsträgers, verfahren zur herstellung einer halbleiteranordung, verfahren zum betrieb einer halbleiteranordnung und verfahren zur herstellung eines halbleitermoduls
JP6816486B2 (ja) * 2016-12-07 2021-01-20 凸版印刷株式会社 コア基板、多層配線基板、半導体パッケージ、半導体モジュール、銅張基板、及びコア基板の製造方法
KR102107409B1 (ko) 2018-05-29 2020-05-28 삼성전자주식회사 캐리어 기판 및 상기 캐리어 기판을 이용한 반도체 패키지의 제조방법
CN115734459B (zh) * 2022-11-07 2024-03-12 湖北通格微电路科技有限公司 玻璃基线路板及其制备方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6252178B1 (en) * 1999-08-12 2001-06-26 Conexant Systems, Inc. Semiconductor device with bonding anchors in build-up layers
US6432752B1 (en) * 2000-08-17 2002-08-13 Micron Technology, Inc. Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages
US7316063B2 (en) * 2004-01-12 2008-01-08 Micron Technology, Inc. Methods of fabricating substrates including at least one conductive via

Also Published As

Publication number Publication date
US20070243404A1 (en) 2007-10-18
TW200740307A (en) 2007-10-16

Similar Documents

Publication Publication Date Title
KR100443023B1 (ko) 반도체 장치 및 반도체 모듈
US7338891B2 (en) Semiconductor chip, mounting structure thereof, and methods for forming a semiconductor chip and printed circuit board for the mounting structure thereof
TWI331797B (en) Surface structure of a packaging substrate and a fabricating method thereof
TWI278074B (en) Substrate for mounting element thereon
KR100834657B1 (ko) 전자 장치용 기판 및 그 제조 방법, 및 전자 장치 및 그제조 방법
JP2004343030A (ja) 配線回路基板とその製造方法とその配線回路基板を備えた回路モジュール
TWI305115B (en) Glass circuit board and manufacturing method thereof
TW200522228A (en) Semiconductor device containing stacked semiconductor chips and manufacturing method thereof
JP2006049819A (ja) 半導体搭載用配線基板、その製造方法、及び半導体パッケージ
TW200408096A (en) Semiconductor device and its manufacturing method
US20070235713A1 (en) Semiconductor device having carbon nanotube interconnects and method of fabrication
JP6620989B2 (ja) 電子部品パッケージ
KR100860533B1 (ko) 금속 인쇄회로기판 제조방법
JP4194408B2 (ja) 補強材付き基板、半導体素子と補強材と基板とからなる配線基板
TW201123326A (en) Method of manufacturing substrate for flip chip and substrate for flip chip manufactured using the same
TWI305124B (en) Glass circuit board and manufacturing method thereof
TW200826267A (en) Wafer level chip package and a method of fabricating thereof
JP2009004813A (ja) 半導体搭載用配線基板
TW200901419A (en) Packaging substrate surface structure and method for fabricating the same
TWI691062B (zh) 基板結構及其製作方法
CN101072471B (zh) 玻璃电路板及其制造方法
KR101776322B1 (ko) 칩 패키지 부재 제조 방법
KR101089840B1 (ko) 회로 기판 모듈 및 그의 제조 방법
KR100251867B1 (ko) 리지드-플렉스(Rigid-Flex) 인쇄 회로 기판을 이용한 칩 스케일 반도체 패키지 및 그 제조 방법
JP4413206B2 (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees