TWI236251B - A switching I/O node for connection in a multiprocessor computer system - Google Patents

A switching I/O node for connection in a multiprocessor computer system Download PDF

Info

Publication number
TWI236251B
TWI236251B TW091124166A TW91124166A TWI236251B TW I236251 B TWI236251 B TW I236251B TW 091124166 A TW091124166 A TW 091124166A TW 91124166 A TW91124166 A TW 91124166A TW I236251 B TWI236251 B TW I236251B
Authority
TW
Taiwan
Prior art keywords
packet
transactions
point
bus
upstream
Prior art date
Application number
TW091124166A
Other languages
English (en)
Chinese (zh)
Inventor
Dale E Gulick
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of TWI236251B publication Critical patent/TWI236251B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0024—Peripheral component interconnect [PCI]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0026—PCI express

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
TW091124166A 2001-11-30 2002-10-21 A switching I/O node for connection in a multiprocessor computer system TWI236251B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/998,758 US6836813B1 (en) 2001-11-30 2001-11-30 Switching I/O node for connection in a multiprocessor computer system

Publications (1)

Publication Number Publication Date
TWI236251B true TWI236251B (en) 2005-07-11

Family

ID=25545535

Family Applications (1)

Application Number Title Priority Date Filing Date
TW091124166A TWI236251B (en) 2001-11-30 2002-10-21 A switching I/O node for connection in a multiprocessor computer system

Country Status (9)

Country Link
US (1) US6836813B1 (https=)
EP (1) EP1449100B1 (https=)
JP (1) JP4290556B2 (https=)
KR (1) KR100950101B1 (https=)
CN (1) CN1320469C (https=)
AU (1) AU2002336494A1 (https=)
DE (1) DE60210312T2 (https=)
TW (1) TWI236251B (https=)
WO (1) WO2003048951A1 (https=)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7640843B2 (en) 2003-01-24 2010-01-05 Kraft Foods R & D, Inc. Cartridge and method for the preparation of beverages
CN1332334C (zh) * 2004-01-17 2007-08-15 中国科学院计算技术研究所 一种多处理机通信装置及其通信方法
US20050262391A1 (en) * 2004-05-10 2005-11-24 Prashant Sethi I/O configuration messaging within a link-based computing system
US20050286526A1 (en) * 2004-06-25 2005-12-29 Sood Sanjeev H Optimized algorithm for stream re-assembly
US7461173B2 (en) * 2004-06-30 2008-12-02 Intel Corporation Distributing timers across processors
US20060004933A1 (en) * 2004-06-30 2006-01-05 Sujoy Sen Network interface controller signaling of connection event
US20060031474A1 (en) * 2004-07-19 2006-02-09 Linden Cornett Maintaining reachability measures
US7907298B2 (en) * 2004-10-15 2011-03-15 Fujifilm Dimatix, Inc. Data pump for printing
JP4711709B2 (ja) * 2005-03-18 2011-06-29 富士通株式会社 パーティション割り振り方法及びコンピュータシステム
CN100447714C (zh) * 2005-11-04 2008-12-31 英业达股份有限公司 多任务式计算机周边装置联机切换接口
US7370135B2 (en) 2005-11-21 2008-05-06 Intel Corporation Band configuration agent for link based computing system
CN100454277C (zh) * 2006-01-27 2009-01-21 威盛电子股份有限公司 支持快速外围互连装置的计算机系统及相关方法
US7647476B2 (en) * 2006-03-14 2010-01-12 Intel Corporation Common analog interface for multiple processor cores
WO2008018485A1 (fr) 2006-08-09 2008-02-14 Nec Corporation Commutateur pour une interconnexion, et système
US7797475B2 (en) * 2007-01-26 2010-09-14 International Business Machines Corporation Flexibly configurable multi central processing unit (CPU) supported hypertransport switching
US7853638B2 (en) * 2007-01-26 2010-12-14 International Business Machines Corporation Structure for a flexibly configurable multi central processing unit (CPU) supported hypertransport switching
US7930459B2 (en) * 2007-09-28 2011-04-19 Intel Corporation Coherent input output device
US9442540B2 (en) * 2009-08-28 2016-09-13 Advanced Green Computing Machines-Ip, Limited High density multi node computer with integrated shared resources
JP5482263B2 (ja) * 2010-02-08 2014-05-07 日本電気株式会社 エンドポイント共有システムおよびデータ転送方法
US9176913B2 (en) 2011-09-07 2015-11-03 Apple Inc. Coherence switch for I/O traffic
US10102170B2 (en) * 2012-05-18 2018-10-16 Dell Products, Lp System and method for providing input/output functionality by an I/O complex switch
CN104268107B (zh) * 2014-09-05 2017-04-05 中国运载火箭技术研究院 一种箭载计算机处理器与外总线接口余度管理分离的系统
US10387346B2 (en) * 2016-05-06 2019-08-20 Quanta Computer Inc. Dynamic PCIE switch reconfiguration mechanism
US11972189B2 (en) * 2022-03-22 2024-04-30 Qualcomm Incorporated Interconnections for modular die designs

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5533198A (en) 1992-11-30 1996-07-02 Cray Research, Inc. Direction order priority routing of packets between nodes in a networked system
JP3501305B2 (ja) 1993-08-04 2004-03-02 サン・マイクロシステムズ・インコーポレイテッド 相互接続制御装置及び方法
AUPM699394A0 (en) 1994-07-25 1994-08-18 Curtin University Of Technology Link level controlled access to available asynchronous network service
US6175888B1 (en) 1996-04-10 2001-01-16 International Business Machines Corporation Dual host bridge with peer to peer support
US5991824A (en) * 1997-02-06 1999-11-23 Silicon Graphics, Inc. Method and system for simultaneous high bandwidth input output
US6085276A (en) 1997-10-24 2000-07-04 Compaq Computers Corporation Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies
US6424658B1 (en) * 1999-01-29 2002-07-23 Neomagic Corp. Store-and-forward network switch using an embedded DRAM
JP2001014269A (ja) * 1999-06-29 2001-01-19 Toshiba Corp コンピュータシステム
US6668299B1 (en) 1999-09-08 2003-12-23 Mellanox Technologies Ltd. Software interface between a parallel bus and a packet network
US6978331B1 (en) 1999-09-08 2005-12-20 Mellanox Technologies Ltd. Synchronization of interrupts with data packets
US6604161B1 (en) * 1999-09-29 2003-08-05 Silicon Graphics, Inc. Translation of PCI level interrupts into packet based messages for edge event drive microprocessors
JP2001325207A (ja) * 2000-05-17 2001-11-22 Hitachi Ltd キャッシュ内蔵型スイッチおよび計算機システムおよびキャッシュ内蔵型スイッチのスイッチ制御方法

Also Published As

Publication number Publication date
DE60210312T2 (de) 2006-12-14
WO2003048951A1 (en) 2003-06-12
CN1320469C (zh) 2007-06-06
US6836813B1 (en) 2004-12-28
EP1449100A1 (en) 2004-08-25
KR20050027083A (ko) 2005-03-17
JP2005512194A (ja) 2005-04-28
JP4290556B2 (ja) 2009-07-08
DE60210312D1 (de) 2006-05-18
EP1449100B1 (en) 2006-03-29
AU2002336494A1 (en) 2003-06-17
CN1592895A (zh) 2005-03-09
KR100950101B1 (ko) 2010-03-29

Similar Documents

Publication Publication Date Title
TWI236251B (en) A switching I/O node for connection in a multiprocessor computer system
US10084692B2 (en) Streaming bridge design with host interfaces and network on chip (NoC) layers
TWI264904B (en) Method and apparatus for separating transactions
CN101753388B (zh) 适用于多核处理器片上和片间扩展的路由及接口装置
US9213666B2 (en) Providing a sideband message interface for system on a chip (SoC)
CN1689312B (zh) 用于建立事务的集成电路和方法
US20150103822A1 (en) Noc interface protocol adaptive to varied host interface protocols
US7643477B2 (en) Buffering data packets according to multiple flow control schemes
US20110173258A1 (en) Collective Acceleration Unit Tree Flow Control and Retransmit
CN102868604B (zh) 一种应用于片上网络的二维Mesh双缓冲容错路由单元
US20120296915A1 (en) Collective Acceleration Unit Tree Structure
CN100583819C (zh) 用于分组交换控制的集成电路和方法
CN104520837A (zh) 递归性多对多网络拓扑
US20080263248A1 (en) Multi-drop extension for a communication protocol
US20060101185A1 (en) Connecting peer endpoints
US7978693B2 (en) Integrated circuit and method for packet switching control
US8645557B2 (en) System of interconnections for external functional blocks on a chip provided with a single configurable communication protocol
CN113825202B (zh) 跨芯片处理系统以及其路由方法
CN103425620B (zh) 基于多令牌环的加速器与处理器的耦合结构
CN114595185B (zh) 一种多cpu系统及其通信方法
Trigui et al. Mesh 2D Network on Chip with an open core protocol based network interface
CN115794434A (zh) 一种基于共享存储的多裸芯集成微系统及多裸芯交互方法
CN115333995A (zh) 一种路由消息机制的实现方法、系统、设备及介质
Khan et al. Design and implementation of an interface control unit for rapid prototyping
Merchant A programmable network interface unit for hybrid meshnet local area networks

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent