CN1320469C - 多功能处理机计算机系统中的连接线用转接输入/输出节点 - Google Patents
多功能处理机计算机系统中的连接线用转接输入/输出节点 Download PDFInfo
- Publication number
- CN1320469C CN1320469C CNB028234421A CN02823442A CN1320469C CN 1320469 C CN1320469 C CN 1320469C CN B028234421 A CNB028234421 A CN B028234421A CN 02823442 A CN02823442 A CN 02823442A CN 1320469 C CN1320469 C CN 1320469C
- Authority
- CN
- China
- Prior art keywords
- packet
- upstream
- bus
- packet bus
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0024—Peripheral component interconnect [PCI]
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/998,758 | 2001-11-30 | ||
| US09/998,758 US6836813B1 (en) | 2001-11-30 | 2001-11-30 | Switching I/O node for connection in a multiprocessor computer system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1592895A CN1592895A (zh) | 2005-03-09 |
| CN1320469C true CN1320469C (zh) | 2007-06-06 |
Family
ID=25545535
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB028234421A Expired - Lifetime CN1320469C (zh) | 2001-11-30 | 2002-09-12 | 多功能处理机计算机系统中的连接线用转接输入/输出节点 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US6836813B1 (https=) |
| EP (1) | EP1449100B1 (https=) |
| JP (1) | JP4290556B2 (https=) |
| KR (1) | KR100950101B1 (https=) |
| CN (1) | CN1320469C (https=) |
| AU (1) | AU2002336494A1 (https=) |
| DE (1) | DE60210312T2 (https=) |
| TW (1) | TWI236251B (https=) |
| WO (1) | WO2003048951A1 (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107346293A (zh) * | 2016-05-06 | 2017-11-14 | 广达电脑股份有限公司 | 动态重新配置系统的至少一外围总线交换器的方法及系统 |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7640843B2 (en) | 2003-01-24 | 2010-01-05 | Kraft Foods R & D, Inc. | Cartridge and method for the preparation of beverages |
| CN1332334C (zh) * | 2004-01-17 | 2007-08-15 | 中国科学院计算技术研究所 | 一种多处理机通信装置及其通信方法 |
| US20050262391A1 (en) * | 2004-05-10 | 2005-11-24 | Prashant Sethi | I/O configuration messaging within a link-based computing system |
| US20050286526A1 (en) * | 2004-06-25 | 2005-12-29 | Sood Sanjeev H | Optimized algorithm for stream re-assembly |
| US7461173B2 (en) * | 2004-06-30 | 2008-12-02 | Intel Corporation | Distributing timers across processors |
| US20060004933A1 (en) * | 2004-06-30 | 2006-01-05 | Sujoy Sen | Network interface controller signaling of connection event |
| US20060031474A1 (en) * | 2004-07-19 | 2006-02-09 | Linden Cornett | Maintaining reachability measures |
| US7907298B2 (en) * | 2004-10-15 | 2011-03-15 | Fujifilm Dimatix, Inc. | Data pump for printing |
| JP4711709B2 (ja) * | 2005-03-18 | 2011-06-29 | 富士通株式会社 | パーティション割り振り方法及びコンピュータシステム |
| CN100447714C (zh) * | 2005-11-04 | 2008-12-31 | 英业达股份有限公司 | 多任务式计算机周边装置联机切换接口 |
| US7370135B2 (en) | 2005-11-21 | 2008-05-06 | Intel Corporation | Band configuration agent for link based computing system |
| CN100454277C (zh) * | 2006-01-27 | 2009-01-21 | 威盛电子股份有限公司 | 支持快速外围互连装置的计算机系统及相关方法 |
| US7647476B2 (en) * | 2006-03-14 | 2010-01-12 | Intel Corporation | Common analog interface for multiple processor cores |
| WO2008018485A1 (fr) | 2006-08-09 | 2008-02-14 | Nec Corporation | Commutateur pour une interconnexion, et système |
| US7797475B2 (en) * | 2007-01-26 | 2010-09-14 | International Business Machines Corporation | Flexibly configurable multi central processing unit (CPU) supported hypertransport switching |
| US7853638B2 (en) * | 2007-01-26 | 2010-12-14 | International Business Machines Corporation | Structure for a flexibly configurable multi central processing unit (CPU) supported hypertransport switching |
| US7930459B2 (en) * | 2007-09-28 | 2011-04-19 | Intel Corporation | Coherent input output device |
| US9442540B2 (en) * | 2009-08-28 | 2016-09-13 | Advanced Green Computing Machines-Ip, Limited | High density multi node computer with integrated shared resources |
| JP5482263B2 (ja) * | 2010-02-08 | 2014-05-07 | 日本電気株式会社 | エンドポイント共有システムおよびデータ転送方法 |
| US9176913B2 (en) | 2011-09-07 | 2015-11-03 | Apple Inc. | Coherence switch for I/O traffic |
| US10102170B2 (en) * | 2012-05-18 | 2018-10-16 | Dell Products, Lp | System and method for providing input/output functionality by an I/O complex switch |
| CN104268107B (zh) * | 2014-09-05 | 2017-04-05 | 中国运载火箭技术研究院 | 一种箭载计算机处理器与外总线接口余度管理分离的系统 |
| US11972189B2 (en) * | 2022-03-22 | 2024-04-30 | Qualcomm Incorporated | Interconnections for modular die designs |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6085276A (en) * | 1997-10-24 | 2000-07-04 | Compaq Computers Corporation | Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies |
| WO2001018661A1 (en) * | 1999-09-08 | 2001-03-15 | Mellanox Technologies Ltd. | Software interface between a parallel bus and a packet network |
| CN1291748A (zh) * | 1999-06-29 | 2001-04-18 | 株式会社东芝 | Pci串行传输的基本概念 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5533198A (en) | 1992-11-30 | 1996-07-02 | Cray Research, Inc. | Direction order priority routing of packets between nodes in a networked system |
| JP3501305B2 (ja) | 1993-08-04 | 2004-03-02 | サン・マイクロシステムズ・インコーポレイテッド | 相互接続制御装置及び方法 |
| AUPM699394A0 (en) | 1994-07-25 | 1994-08-18 | Curtin University Of Technology | Link level controlled access to available asynchronous network service |
| US6175888B1 (en) | 1996-04-10 | 2001-01-16 | International Business Machines Corporation | Dual host bridge with peer to peer support |
| US5991824A (en) * | 1997-02-06 | 1999-11-23 | Silicon Graphics, Inc. | Method and system for simultaneous high bandwidth input output |
| US6424658B1 (en) * | 1999-01-29 | 2002-07-23 | Neomagic Corp. | Store-and-forward network switch using an embedded DRAM |
| US6978331B1 (en) | 1999-09-08 | 2005-12-20 | Mellanox Technologies Ltd. | Synchronization of interrupts with data packets |
| US6604161B1 (en) * | 1999-09-29 | 2003-08-05 | Silicon Graphics, Inc. | Translation of PCI level interrupts into packet based messages for edge event drive microprocessors |
| JP2001325207A (ja) * | 2000-05-17 | 2001-11-22 | Hitachi Ltd | キャッシュ内蔵型スイッチおよび計算機システムおよびキャッシュ内蔵型スイッチのスイッチ制御方法 |
-
2001
- 2001-11-30 US US09/998,758 patent/US6836813B1/en not_active Expired - Lifetime
-
2002
- 2002-09-12 CN CNB028234421A patent/CN1320469C/zh not_active Expired - Lifetime
- 2002-09-12 WO PCT/US2002/028985 patent/WO2003048951A1/en not_active Ceased
- 2002-09-12 AU AU2002336494A patent/AU2002336494A1/en not_active Abandoned
- 2002-09-12 DE DE60210312T patent/DE60210312T2/de not_active Expired - Lifetime
- 2002-09-12 JP JP2003550076A patent/JP4290556B2/ja not_active Expired - Lifetime
- 2002-09-12 KR KR1020047008304A patent/KR100950101B1/ko not_active Expired - Lifetime
- 2002-09-12 EP EP02773344A patent/EP1449100B1/en not_active Expired - Lifetime
- 2002-10-21 TW TW091124166A patent/TWI236251B/zh not_active IP Right Cessation
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6085276A (en) * | 1997-10-24 | 2000-07-04 | Compaq Computers Corporation | Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies |
| CN1291748A (zh) * | 1999-06-29 | 2001-04-18 | 株式会社东芝 | Pci串行传输的基本概念 |
| WO2001018661A1 (en) * | 1999-09-08 | 2001-03-15 | Mellanox Technologies Ltd. | Software interface between a parallel bus and a packet network |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107346293A (zh) * | 2016-05-06 | 2017-11-14 | 广达电脑股份有限公司 | 动态重新配置系统的至少一外围总线交换器的方法及系统 |
| CN107346293B (zh) * | 2016-05-06 | 2019-08-16 | 广达电脑股份有限公司 | 动态重新配置系统的至少一外围总线交换器的方法及系统 |
| US10387346B2 (en) | 2016-05-06 | 2019-08-20 | Quanta Computer Inc. | Dynamic PCIE switch reconfiguration mechanism |
Also Published As
| Publication number | Publication date |
|---|---|
| DE60210312T2 (de) | 2006-12-14 |
| WO2003048951A1 (en) | 2003-06-12 |
| US6836813B1 (en) | 2004-12-28 |
| EP1449100A1 (en) | 2004-08-25 |
| KR20050027083A (ko) | 2005-03-17 |
| JP2005512194A (ja) | 2005-04-28 |
| JP4290556B2 (ja) | 2009-07-08 |
| DE60210312D1 (de) | 2006-05-18 |
| EP1449100B1 (en) | 2006-03-29 |
| AU2002336494A1 (en) | 2003-06-17 |
| CN1592895A (zh) | 2005-03-09 |
| KR100950101B1 (ko) | 2010-03-29 |
| TWI236251B (en) | 2005-07-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1320469C (zh) | 多功能处理机计算机系统中的连接线用转接输入/输出节点 | |
| US11995028B2 (en) | Scalable network-on-chip for high-bandwidth memory | |
| JP2512651B2 (ja) | メモリ共有マルチプロセッサ | |
| US7165131B2 (en) | Separating transactions into different virtual channels | |
| US6205508B1 (en) | Method for distributing interrupts in a multi-processor system | |
| JP4638216B2 (ja) | オンチップバス | |
| US7240141B2 (en) | Programmable inter-virtual channel and intra-virtual channel instructions issuing rules for an I/O bus of a system-on-a-chip processor | |
| US20120120959A1 (en) | Multiprocessing computing with distributed embedded switching | |
| US6487619B1 (en) | Multiprocessor system that communicates through an internal bus using a network protocol | |
| US8571033B2 (en) | Smart routing between peers in a point-to-point link based system | |
| US20020152327A1 (en) | Network interface adapter with shared data send resources | |
| US7643477B2 (en) | Buffering data packets according to multiple flow control schemes | |
| US9304922B2 (en) | Inter-queue anti-starvation mechanism with dynamic deadlock avoidance in a retry based pipeline | |
| US7564860B2 (en) | Apparatus and method for workflow-based routing in a distributed architecture router | |
| KR100419679B1 (ko) | 트랜잭션 요청 라우팅 방법 | |
| CN1311374C (zh) | 计算机系统的输入/输出节点标识命令的装置及方法 | |
| US6816889B1 (en) | Assignment of dual port memory banks for a CPU and a host channel adapter in an InfiniBand computing node | |
| EP1444587B1 (en) | Computer system i/o node | |
| CN101002444A (zh) | 用于分组交换控制的集成电路和方法 | |
| US7978693B2 (en) | Integrated circuit and method for packet switching control | |
| TWI912843B (zh) | 帶循環緩衝器之資料流墊片、積體電路以及積體電路中之資料流的方法 | |
| GB2415069A (en) | Expansion of the number of fabrics covering multiple processing nodes in a computer system | |
| Eberle | Designing a Cluster Network. | |
| CN114745325A (zh) | 一种基于PCIe总线的MAC层数据交换方法及系统 | |
| Döring et al. | Low-Level SCI Protocols and Their Application to Flexible Switches |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20070606 |
|
| CX01 | Expiry of patent term |