TW477952B - Graphics engine master mode performance improvement - Google Patents

Graphics engine master mode performance improvement Download PDF

Info

Publication number
TW477952B
TW477952B TW089107770A TW89107770A TW477952B TW 477952 B TW477952 B TW 477952B TW 089107770 A TW089107770 A TW 089107770A TW 89107770 A TW89107770 A TW 89107770A TW 477952 B TW477952 B TW 477952B
Authority
TW
Taiwan
Prior art keywords
data
memory
command
header
data structure
Prior art date
Application number
TW089107770A
Other languages
English (en)
Chinese (zh)
Inventor
Narasimha Nookala
Prahlad Venkatapuram
Original Assignee
Mediaq Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mediaq Inc filed Critical Mediaq Inc
Application granted granted Critical
Publication of TW477952B publication Critical patent/TW477952B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Generation (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Controls And Circuits For Display Device (AREA)
TW089107770A 1999-04-26 2000-04-25 Graphics engine master mode performance improvement TW477952B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/300,084 US6323867B1 (en) 1999-04-26 1999-04-26 Parsing graphics data structure into command and data queues

Publications (1)

Publication Number Publication Date
TW477952B true TW477952B (en) 2002-03-01

Family

ID=23157639

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089107770A TW477952B (en) 1999-04-26 2000-04-25 Graphics engine master mode performance improvement

Country Status (4)

Country Link
US (1) US6323867B1 (enExample)
JP (1) JP4798849B2 (enExample)
TW (1) TW477952B (enExample)
WO (1) WO2000065436A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100454417C (zh) * 2004-04-16 2009-01-21 威盛电子股份有限公司 媒体播放控制系统及方法

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW556144B (en) * 2000-03-30 2003-10-01 Seiko Epson Corp Display device
US6847366B2 (en) * 2002-03-01 2005-01-25 Hewlett-Packard Development Company, L.P. System and method utilizing multiple processes to render graphical data
US7627585B2 (en) * 2002-12-02 2009-12-01 Sap Ag Data structure mapping and packaging
US6741257B1 (en) * 2003-01-20 2004-05-25 Neomagic Corp. Graphics engine command FIFO for programming multiple registers using a mapping index with register offsets
JP4460867B2 (ja) * 2003-09-26 2010-05-12 東芝ストレージデバイス株式会社 インターフェース装置及びパケット転送方法
US20050143843A1 (en) * 2003-11-25 2005-06-30 Zohar Bogin Command pacing
TWI237771B (en) 2004-03-22 2005-08-11 Via Tech Inc Media player control system and control method used therein
US7916146B1 (en) * 2005-12-02 2011-03-29 Nvidia Corporation Halt context switching method and system
US8427493B2 (en) * 2009-10-13 2013-04-23 Nvidia Corporation Draw commands with built-in begin/end
JP5857735B2 (ja) * 2011-12-27 2016-02-10 株式会社リコー 画像処理方法、画像処理装置、及び制御プログラム
KR101988260B1 (ko) * 2012-09-14 2019-06-12 삼성전자주식회사 임베디드 멀티미디어 카드, 및 이의 동작 방법
KR101919903B1 (ko) * 2012-09-14 2018-11-19 삼성전자 주식회사 임베디드 멀티미디어 카드, 이를 제어하는 호스트, 및 이들의 동작 방법
KR101932920B1 (ko) * 2012-09-14 2019-03-18 삼성전자 주식회사 비휘발성 메모리 카드를 제어하는 호스트, 이를 포함하는 시스템 및 이의 동작 방법
US10235102B2 (en) * 2015-11-01 2019-03-19 Sandisk Technologies Llc Methods, systems and computer readable media for submission queue pointer management
US10372378B1 (en) * 2018-02-15 2019-08-06 Western Digital Technologies, Inc. Replacement data buffer pointers

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02278475A (ja) * 1989-04-20 1990-11-14 Hitachi Ltd 図形処理装置およびその使用方法ならびにマイクロプロセッサ
GB8915137D0 (en) * 1989-06-30 1989-08-23 Inmos Ltd Message routing
JPH0785224B2 (ja) * 1989-10-23 1995-09-13 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン スタツク制御装置及びスタツク制御方法
US5321806A (en) * 1991-08-21 1994-06-14 Digital Equipment Corporation Method and apparatus for transmitting graphics command in a computer graphics system
US5539914A (en) * 1993-06-14 1996-07-23 International Business Machines Corporation Method and system for preprocessing data block headers during access of data in a data storage system
JP3106872B2 (ja) * 1994-09-02 2000-11-06 株式会社日立製作所 画像処理プロセッサ及びそれを用いたデータ処理システム
US5917505A (en) * 1995-12-19 1999-06-29 Cirrus Logic, Inc. Method and apparatus for prefetching a next instruction using display list processing in a graphics processor
JPH09305789A (ja) * 1996-05-21 1997-11-28 Hitachi Ltd 演算方法およびグラフィックス表示装置
US5931920A (en) 1997-08-05 1999-08-03 Adaptec, Inc. Command interpreter system in an I/O controller
US6075546A (en) * 1997-11-10 2000-06-13 Silicon Grahphics, Inc. Packetized command interface to graphics processor
US6088701A (en) * 1997-11-14 2000-07-11 3Dfx Interactive, Incorporated Command data transport to a graphics processing device from a CPU performing write reordering operations
EP0935189B1 (en) 1998-02-04 2005-09-07 Texas Instruments Incorporated Reconfigurable co-processor with multiple multiply-accumulate units

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100454417C (zh) * 2004-04-16 2009-01-21 威盛电子股份有限公司 媒体播放控制系统及方法

Also Published As

Publication number Publication date
JP4798849B2 (ja) 2011-10-19
WO2000065436A3 (en) 2001-11-15
WO2000065436A2 (en) 2000-11-02
JP2002543489A (ja) 2002-12-17
US6323867B1 (en) 2001-11-27

Similar Documents

Publication Publication Date Title
TW477952B (en) Graphics engine master mode performance improvement
JP3275051B2 (ja) バスブリッジにおけるトランザクション順序を維持し、遅延応答をサポートする方法及びそのための装置
US5511165A (en) Method and apparatus for communicating data across a bus bridge upon request
US6247084B1 (en) Integrated circuit with unified memory system and dual bus architecture
TW310410B (enExample)
EP0597262B1 (en) Method and apparatus for gradually degrading video data
US5655112A (en) Method and apparatus for enabling data paths on a remote bus
JP2001515613A (ja) 異なった画像を表示する２台の同時表示装置を持つコンピュータ・システム
CN102597971A (zh) 具有多个虚拟队列的地址转换单元
US6836812B2 (en) Sequencing method and bridging system for accessing shared system resources
JPH11317069A (ja) Ｆｉｆｏ記憶装置
TW452696B (en) Method for arbitrating multiple memory access requests in a unified memory architecture via a non unified memory controller
US20140085320A1 (en) Efficient processing of access requests for a shared resource
US8922571B2 (en) Display pipe request aggregation
US8963938B2 (en) Modified quality of service (QoS) thresholds
JPH1196072A (ja) メモリアクセス制御回路
WO1996035172A1 (en) Controller for providing access to a video frame buffer in a split-bus transaction environment
US7774513B2 (en) DMA circuit and computer system
US10546558B2 (en) Request aggregation with opportunism
US8996772B1 (en) Host communication device and method with data transfer scheduler
US20030041190A1 (en) System and method for efficiently performing a command swapping procedure
EP0341670B1 (en) Processing time allocation system and method
US20060224806A1 (en) Multi CPU system
US20140089604A1 (en) Bipolar collapsible fifo
JPH01131596A (ja) ビデオ更新構成体を含むコンピュータワークステーション

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent