TW391041B - Alignment mark structure with dummy pattern - Google Patents

Alignment mark structure with dummy pattern Download PDF

Info

Publication number
TW391041B
TW391041B TW87115884A TW87115884A TW391041B TW 391041 B TW391041 B TW 391041B TW 87115884 A TW87115884 A TW 87115884A TW 87115884 A TW87115884 A TW 87115884A TW 391041 B TW391041 B TW 391041B
Authority
TW
Taiwan
Prior art keywords
alignment
alignment mark
item
patent application
barrier film
Prior art date
Application number
TW87115884A
Other languages
Chinese (zh)
Inventor
Jia-Jen Chen
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW87115884A priority Critical patent/TW391041B/en
Application granted granted Critical
Publication of TW391041B publication Critical patent/TW391041B/en

Links

Abstract

An alignment mark structure with dummy pattern is designed on the surface of a wafer. A dummy pattern is designed on the periphery of each alignment mark. The density of dummy pattern is designed based on the density of the elements. With the alignment mark structure with dummy pattern in accordance with the present invention, the alignment mark is prevented from being over polished in the chemical mechanical polishing process, which may cause an erroneous alignment and a distortion in transferring patterns.

Description

2936twf.doc/008 2936twf.doc/008 經濟部令央標準局貝工消費合作社印製 _^ - 五、發明説明(i ) 本發明是有關於一種對準標示(Alignment Mark)的結 構,且特別是有關於一種使用擋膜(Dummy pattern)於對準 標示周圍,用以降低在化學機械硏磨法(Chemical Mechanicai Polishing ; CMP)中’所造成對準標不的損害。 積體電路(Integrated Circuits,IC)在我們的曰常生活當 中,幾乎可以說已達到無所不在的地步。然而’積體電 路製作的流程非常的複雜’基本上’約需經過數百個不 同的步驟,耗時約一、兩個月的時間才得以完成。而積 體電路工業,基本上是由1C設計、晶圓製造、晶圓測試 及晶圓封裝等四大主要枝幹體系’所組合而成的高科技 產業。因此,積體電路工業不但是一項先端科技的產業’ 也是一項需要龐大資金以便能維持其繼續發展的高風險 性產業。 在晶圓製造上,包括有氧化、擴散、沈積、圖案及 触刻等多項製程。單以晶片圖案的形成而言’晶片在進 行表面光阻的曝光時’其所需要的工具除了有光源以外’ 最重要的,還有用來形成薄膜層特定圖案的光罩。 若以一般製作元件的製程爲例’通常一個產品所需 要的光罩數量,依其複雜性的不同’約在10至18個左 右。因此半導體的製作’在每一次執行光阻的曝光之前, 必須做好各層間的對準’否則不當的圖案轉移,將導致 整個晶片的報廢。 加上隨著技術進步’半導體元件愈趨縮小的情況下,‘ 使得線寬大小已達0.18μπι的深半次微米(Deep Sub-Half 3 I紙張尺度適用中國國家標準(CNS ) A4規格(2⑴X297公楚) "" ^ (請先閱讀背而之注意事項再填寫本頁) 、1Τ 2936twf . doc/008 Λ7 B7 經濟部中央橾準局貝工消费合作社印裝 五、發明説明())2936twf.doc / 008 2936twf.doc / 008 Printed by Shellfish Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economic Affairs_ ^-V. Description of the Invention (i) The present invention relates to a structure of an alignment mark, and is particularly It is related to the use of a dummy pattern around the alignment mark to reduce the damage caused by the alignment mark in the chemical mechanics honing method (Chemical Mechanicai Polishing; CMP). Integrated circuits (ICs) are almost ubiquitous in our daily lives. However, the process of "integrated circuit production is very complicated" basically "it takes about hundreds of different steps and takes about one or two months to complete. The integrated circuit industry is basically a high-tech industry composed of four major branches: 1C design, wafer manufacturing, wafer testing, and wafer packaging. Therefore, the integrated circuit industry is not only an advanced technology industry ', but also a high-risk industry that requires huge capital to maintain its continued development. In wafer manufacturing, there are multiple processes including oxidation, diffusion, deposition, patterning, and engraving. In terms of the formation of the wafer pattern alone, the tool required for the exposure of the surface of the wafer to the photoresist is in addition to a light source. The most important thing is a photomask for forming a specific pattern of the thin film layer. Taking the general process of making components as an example, 'the number of photomasks required for a product is usually about 10 to 18 depending on its complexity'. Therefore, in the fabrication of semiconductors, the alignment between the layers must be done before each exposure of the photoresist is performed. Otherwise, improper pattern transfer will cause the entire wafer to be scrapped. In addition, with the advancement of technology, 'in the case of shrinking semiconductor components,' the deep sub-Half 3 I paper with a line width of 0.18 μm has been adopted (Deep Sub-Half 3 I paper size applies to Chinese National Standard (CNS) A4 specifications (2⑴X297 Gongchu) " " ^ (Please read the precautions before filling in this page), 1T 2936twf.doc / 008 Λ7 B7 Printed by the Shellfish Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economic Affairs 5. Description of the invention ())

Micron)時,利用化學機械硏磨(CMP)法作爲平坦化的 處理,已愈來愈重要。但是在CMP硏磨半導體元件的同 時,也會平坦化對準標示,如此將造成光罩對準不易,產 生嚴重的對準錯誤(Alignment Error)問題’使得相對的 圖案也可能有不正確轉移。 接著,請參考第1圖,繪示晶圓上之一種對準標示。 在圖中包括一晶圓100以及兩個對準標示102,其中兩個 對準標示102,一般會設計在非元件區(圖中未顯示),例 如特定預留區域、或晶片之間的切割道。此兩個對準標示 102,乃做圖案轉移時,進行光罩對準用。在圖形中,將 兩個對準標示102在晶圓上比例放大許多,實際在產品上, 兩個對準標示102是十分微小的。 接著,請參考第2圖繪示第1圖之對準標示之放大圖 形。其中,對準標示102係由複數個凹槽1〇4(其中,圖形 爲上視圖,以黑線表示)以相互交錯組成。當微影製程在 進行對準時,乃藉光源照射在對準標示,受到複數個凹槽 104影響,反射後會產生波程差來進行對準。 接著,請參考第3a〜3f圖,繪示對準標示區形成所 受CMP影響的剖面流程圖。其中,在第1與第2圖中以上 視所觀察對準標示結構,第3a~3f則爲從剖面觀察對準標 7]\ ° 首先,如第3a圖所示’晶圓100表面上之對準標示1〇2 由複數個凹槽,例如爲圖示中的二個凹槽102a、102b,構‘ 成對準標示的特徵,並利用對準標示102內反射光波時, 4 (請先閲讀背面之注意事項再填寫本頁)In the case of Micron), the use of a chemical mechanical honing (CMP) method as a planarization process has become increasingly important. However, when CMP honing semiconductor devices, the alignment marks will also be flattened. This will make it difficult to align the photomasks and cause serious alignment error problems. The relative patterns may also be incorrectly transferred. Next, please refer to FIG. 1 to show an alignment mark on the wafer. The figure includes a wafer 100 and two alignment marks 102. Two of the alignment marks 102 are generally designed in non-element areas (not shown in the figure), such as specific reserved areas or dicing between wafers. Road. The two alignment marks 102 are used for mask alignment during pattern transfer. In the figure, the two alignment marks 102 are greatly enlarged on the wafer. Actually, on the product, the two alignment marks 102 are very small. Next, please refer to Fig. 2 for an enlarged view of the alignment mark of Fig. 1. Among them, the alignment mark 102 is composed of a plurality of grooves 104 (where the figure is a top view and is represented by a black line) in a staggered manner. When the lithography process is performing alignment, the alignment mark is illuminated by a light source and is affected by a plurality of grooves 104. After reflection, a wave path difference is generated for alignment. Next, please refer to FIGS. 3a to 3f, and show a cross-sectional flowchart of the formation of the alignment mark area affected by the CMP. Among them, in FIG. 1 and FIG. 2, the alignment mark structure viewed from above is viewed, and 3a to 3f are alignment marks viewed from a cross section 7] First, as shown in FIG. 3a, The alignment mark 10 is composed of a plurality of grooves, such as the two grooves 102a and 102b in the figure, to form the features of the alignment mark, and when using the reflected light waves in the alignment mark 102, 4 (please first (Read the notes on the back and fill out this page)

、1T 本紙張尺度適用中國國家標準(CNS ) Λ4規格(210Χ297公犮) 2936twf. doc/008 2936twf. doc/008 經濟部中央標準局員工消费合作社印製、 1T This paper size applies to Chinese National Standard (CNS) Λ4 specification (210 × 297 cm) 2936twf. Doc / 008 2936twf. Doc / 008 Printed by the Consumer Cooperative of the Central Standards Bureau of the Ministry of Economic Affairs

IM 五、發明説明U ) 形成的波程差來完成對準。 接著,請參照第3b圖’在晶圓100上陸續形成半導 體元件,例如矽基底層、源/汲極區、閘極、場氧化層等 等。由於,如何形成半導體元件不爲本發明的重點,因此 並未顯示於圖中,而僅於對準標示102繪示所形成的元件 層,統稱爲半導體元件層106。此半導體元件層106會隨 著對凹槽l〇2a、102b的輪廓’形成凹凸起伏的形狀,因 此仍保有對準標示102的特徵’不會造成對準標示失效的 問題。 接著,請參照第3c圖,利用光罩(圖未顯示)來定義 圖案,將未被保護的部份半導體元件層106去除,僅剩下 半導體元件層106a。之後,再形成一介電層108。並以CMP 法將介電層108經過平坦化製程的處理。 > 然後,請參照第3d圖,利用光罩除去部份介電層108 ’ 而僅剩介電層l〇8a,使對準標示102露出,恢復了凹槽 〜102a、102b的特徵。 最後,請參照第3e圖,在上述的元件上形成一導電 層110,例如爲一鎢金屬層。導電層丄10必須再經申一 CMP 硏磨的平坦化製程以形成插塞(Plug)。在CMP硏磨會形 成盤狀的凹陷(Dishing),而硏磨到凹槽l〇2a、102b上 面所沈積部份,造成對準標示102的特徵產生不明顯’或 甚而至於完全消失的情形出現,使得對準標示作用失去。 接著,請參考第4圖’繪示習知之對準標示經過CMP· 硏磨後之上視圖。由於對準標示102與晶片上之元件區(未 5 ---^---^--— - - (請先閱讀背面之注意事項再填寫本頁)IM 5. Description of the invention U) Wavelength difference formed by U) to complete the alignment. Next, referring to FIG. 3b ', semiconductor elements such as a silicon base layer, a source / drain region, a gate electrode, a field oxide layer, etc. are successively formed on the wafer 100. Since how to form a semiconductor element is not the focus of the present invention, it is not shown in the figure, but only the formed element layer is shown on the alignment mark 102, collectively referred to as the semiconductor element layer 106. The semiconductor element layer 106 will be formed in a concave-convex shape with the contours 'of the grooves 102a, 102b, so the features of the alignment mark 102' will still be maintained, which will not cause the problem of alignment mark failure. Next, referring to FIG. 3c, a mask (not shown) is used to define the pattern, and the unprotected part of the semiconductor element layer 106 is removed, leaving only the semiconductor element layer 106a. After that, a dielectric layer 108 is formed. The dielectric layer 108 is subjected to a planarization process by a CMP method. > Then, referring to FIG. 3d, a portion of the dielectric layer 108 'is removed by using a photomask, and only the dielectric layer 108a is left to expose the alignment mark 102, and the characteristics of the grooves ~ 102a and 102b are restored. Finally, referring to FIG. 3e, a conductive layer 110, such as a tungsten metal layer, is formed on the device. The conductive layer 丄 10 must be subjected to a CMP honing planarization process to form a plug. A disc-shaped recess (Dishing) will be formed during CMP honing, and honing to the deposited portions on the grooves 102a, 102b will cause the features of the alignment mark 102 to be inconspicuous' or even completely disappear. , So that the alignment effect is lost. Next, please refer to FIG. 4 'for a top view of a conventional alignment mark after CMP and honing. Due to the alignment mark 102 and the component area on the wafer (not 5 --- ^ --- ^ ------(Please read the precautions on the back before filling this page)

、1T 本紙張尺度適用中國國家標準(CNS ) Α4規格(210X297公犮) 2 9 3 6 twf. doc / Ο Ο 8 2 9 3 6 twf. doc / Ο Ο 8 經濟部中夬標準局負工消费合作社印製 五、發明説明() 顯示),往往相距間隔有一段很長空白區Π2 ’所以在進行 CMP硏磨時,很容易在此空白區產生凹陷現象現象’加上 元件區之密度也遠遠大於對準標示之密度,在進行元件區 之硏磨時,因爲密度大所需硏磨較大,但對低密度之對準 標示,不可能以以兩種不同硏磨方式,所以往往無法顧慮 到對準標示是否有過度硏磨,就會產生如圖所示模糊的之 對準標示,對微影過程中無法達到精準的對準程序,讓後 續圖案轉移上,發生圖案失真情形,使得多次使用光罩的 圖案重合能力上,會有位移錯誤(Rotation error)、焦距 錯誤(Scaling error)等發生。 因此本發明目的就是在提供一種具有擋膜之對準標未 的結構,以在每一個對準標示層周圍形成一擋膜,並依元 件區密度,設計擋膜之密度,避免在對準標示層周圍因密 度低,讓CMP硏磨時,因爲過度硏磨造成對準錯誤,使 轉移圖案失真消失。 此外’本發明另一目的就是在提供一種具有擋膜之對 準標示的結構,以擋膜保護對準標示,進依步改善準位 (Leveling)控制能力,使得步進對準感測器(Stepper aiignment sensor) ’不會因爲在對準標示與周圍落差過大,在檢測時 產生準位問題。 根據本發明的目的,提出一種具有擋膜之對準標示的 結構’位於一晶圓表面上,其中該晶片上具有複數個晶片 與複數個切割道,該具有擋膜之對準標示的結構包括:* 複數個對準標示,位於切割道上;以及複數個擋膜, 6 --------— -_ (請先閱讀^面之注意事項再填转本頁)、 1T This paper size applies to Chinese National Standard (CNS) Α4 specification (210X297 cm) 2 9 3 6 twf. Doc / 〇 8 2 9 3 6 twf. Doc / 〇 〇 8 Off-line consumption by the China Standards Bureau of the Ministry of Economic Affairs Printed by the cooperative. 5. Description of the invention (shown)), there is often a long blank space Π2 '. Therefore, when CMP honing, it is easy to produce a hollow phenomenon in this blank area'. The density of the component area is also far away. The density is much larger than that of the alignment mark. When honing the component area, it requires larger honing because of the high density, but it is impossible to use two different honing methods for the low density alignment mark. Considering whether the alignment mark is excessively honing, a fuzzy alignment mark as shown in the figure will be generated. The precise alignment procedure cannot be achieved during the lithography process, and subsequent pattern transfers will cause pattern distortion. In the pattern-registration capability of using the photomask many times, there may be a Rotation error, a Scaling error, or the like. Therefore, the purpose of the present invention is to provide a structure with an alignment mark of a barrier film, so as to form a barrier film around each of the alignment mark layers, and design the density of the barrier film according to the density of the component area to avoid the alignment mark. Due to the low density around the layer, when CMP honing, misalignment caused by excessive honing causes the transfer pattern distortion to disappear. In addition, another object of the present invention is to provide a structure with an alignment mark for a barrier film, to protect the alignment mark with a barrier film, to further improve the leveling control ability, so that the step alignment sensor ( Stepper aiignment sensor) 'Due to the large gap between the alignment mark and the surrounding area, there will be no level problems during detection. According to the purpose of the present invention, a structure with an alignment mark of a barrier film is provided on a wafer surface, wherein the wafer has a plurality of wafers and a plurality of dicing tracks. The structure with the alignment mark of the barrier film includes : * A plurality of alignment marks are located on the cutting path; and a plurality of barrier films, 6 --------— -_ (Please read the precautions on the ^ side before filling in this page)

、1T 本紙張尺度適用中關家標準(CNS ) M規格(2_297公發) 2936twf.doc/008 五、發明説明(匕〉 每一擋膜分別對應緊連於每一對準標示外圍’用以防止化 學機械硏磨對標準標示之損壞。 爲讓本發明之上述目的、特徵 '和優點能更明顯易懂’ 下文特舉一較佳實施例,並配合所附圖式,作詳細說明如 下: 圖式之簡單說明: 第1圖繪示晶圓上之一種對準標示; 第2圖繪示第1圖之對準標示的放大圖形; 第3a〜3f圖繪示對準標示區形成所受CMP影響的剖面 流程圖 一第4圖繪示習知之對準標示經過CMP硏磨後之上視圖; 第5圖繪示依照本發明之一種具有擋膜之對準標示的 結構; 等6圖,繪示第5圖擋膜的局部放大圖形;以及 第7a與第7b圖,繪示使用本發明具有擋膜之對準標 ^示的結構在X-Y軸重合度上之誤差。 標號之簡單說明: 經濟部中央樣準局貝工消费合作社印製 (請先閱讀背面之注意事項再填寫本頁) 、π 100:晶圓 102:對準標示 102a、102b、104:凹槽 1〇6:半導體元件層 108108a:介電層 Π0:導電層 112:空白區 114:擋膜 本.我張尺反通用甲國國冬榡準(CNS ) Λ4現格(21〇χ297公梦 2936twf.doc/008 2936twf.doc/008 經濟部中央標準局貝工消費合作社印掣 B7 五、發明説明(6 ) 啻施例 請參照第5圖,繪示依照本發明之一種具有擋膜之對 準標示的結構。 第5圖與第4圖相異之處,爲在原本位於晶圓表面上 之對準標示102緊連周圍,設計擋膜114用以防止化學機 械硏磨對標準標示之損壞,其中對準標示102 —般設計在 用以切割晶片用所留之切割道或特定預留空間上,且個數 上至少爲兩個,才能以對準機器進行對準程序,此外本發 明之具有擋膜之對準標示的結構,每一對準標示102對應 一個擋膜114,在擋膜的密度分佈爲均一且根據在元件區 之晶片密度所定。所以在進行CMP硏磨時,因爲具有與 晶片密度相同,可以有效防止對準標示會遭受到過度硏磨 情形,使得光罩在進行對準時能夠很正確,對於每一層圖 形轉移都能在所設計位置上。 接著,請參考第6圖,繪示第5圖擋膜的局部115放 大圖形。其中,擋膜圖案可自由設計,實際上係針對CMP 所設計之特殊圖案和一定分佈(即擋膜之大小),才能在CMP 硏磨過程中得到較佳結果的對準標示。 接著,請參考第7a與第7b圖,繪示使用本發明具有 擋膜之對準標示的結構在X-Y軸重合度上之誤差。對於一 般沒有擋膜之對準標示,使用CMP硏磨下,將讓淺溝隔 離(Shallow Trench Isolation ; STI)對準上,得到重合錯誤 (Overlay error)之最佳狀態,在X上爲94nm,Y上爲97nm。 在鎢回蝕(及W-CMP),我們所得到重合錯誤之最佳狀態,‘ 在X上爲134nm,Y上爲143nm。相同條件下,若使用本 8 (請先閱讀背面之注意事項再填寫本頁)、 1T This paper size is applicable to the Zhongguanjia Standard (CNS) M specification (2_297) 2936twf.doc / 008 5. Description of the invention (dagger) Each film is corresponding to the periphery of each alignment mark. To prevent chemical mechanical honing from damaging the standard mark. In order to make the above-mentioned objects, features, and advantages of the present invention more obvious and easy to understand, the following provides a preferred embodiment, which is described in detail with the accompanying drawings as follows: Brief description of the drawings: Figure 1 shows an alignment mark on the wafer; Figure 2 shows an enlarged image of the alignment mark of Figure 1; Figures 3a to 3f show the formation of the alignment mark area Sectional flow chart of CMP influence-Figure 4 shows the top view of a conventional alignment mark after CMP honing; Figure 5 shows a structure with an alignment mark of a barrier film according to the present invention; etc. Figure 6, Partial enlarged diagrams of the barrier film of Figure 5 are shown; and Figures 7a and 7b illustrate the errors in the XY axis coincidence of the structure using the alignment mark ^ of the barrier film of the present invention. Printed by the Shell Consumer Cooperative of the Central Sample Bureau of the Ministry of Economic Affairs (please first Read the notes on the back and fill in this page), π 100: Wafer 102: Alignment mark 102a, 102b, 104: Groove 106: Semiconductor element layer 108108a: Dielectric layer Π0: Conductive layer 112: Blank area 114 : Sealbook. I am anti-general China National Winter Cricket (CNS) Λ4 is present (21〇χ297 公 梦 2936twf.doc / 008 2936twf.doc / 008 Central Standards Bureau of the Ministry of Economic Affairs, Shellfish Consumer Cooperative Seal B7 5. Description of the invention (6) 啻 Example Please refer to FIG. 5 to illustrate a structure with an alignment mark of a barrier film according to the present invention. The difference between FIG. 5 and FIG. 4 is that it is originally located in the crystal The alignment mark 102 on the round surface is closely connected to the surroundings. The blocking film 114 is designed to prevent the chemical mark from being damaged by the standard mark. The alignment mark 102 is generally designed to be used on the dicing path reserved for dicing wafers. In the reserved space, and the number is at least two, the alignment process can be performed by the alignment machine. In addition, the structure with the alignment mark of the barrier film of the present invention, each alignment mark 102 corresponds to a barrier film 114, The density distribution in the barrier film is uniform and is based on the density of the wafer in the device area. Therefore, when performing CMP honing, because it has the same density as the wafer, it can effectively prevent the alignment mark from being subjected to excessive honing, so that the photomask can be accurately aligned, and can be used for each layer of pattern transfer. Design position. Next, please refer to Figure 6 to show the enlarged 115 part of the barrier film in Figure 5. Among them, the barrier film pattern can be freely designed, in fact, it is a special pattern designed for CMP and a certain distribution (that is, the barrier Film size) in order to obtain an alignment mark with better results in the CMP honing process. Next, please refer to FIG. 7a and FIG. 7b to show the structure using the alignment mark of the barrier film of the present invention coincides on the XY axis Degree error. For the alignment mark that generally does not have a barrier film, under CMP honing, the Shallow Trench Isolation (STI) will be aligned to get the best state of overlap error (94nm on X, Y is 97 nm. In tungsten etchback (and W-CMP), we get the best state of coincidence error, ‘134nm on X and 143nm on Y. Under the same conditions, if you use this 8 (Please read the precautions on the back before filling this page)

,1T 本紙張尺度適用中國國家標準(CNS ) A4規格(210'乂297公釐_) 2936twf. doc/008 Λ7 Η 7 經濟部中央樣準局貝工消费合作社印製 五、發明説明(q ) 發明在CMP硏磨下,在實際運作之淺溝隔離對準上,最 佳狀態之重合錯誤將在X上縮小爲52nm,Y上爲64nm。 在鎢回蝕上,得到重合錯誤之最佳狀態,在X上爲81nm, Y上爲74nm,有效降低重合錯誤發生。在圖7a與7b中, 橫軸代表晶片數,縱軸分別代表在X與Y之重合度,在本 發明具有擋膜之對準標示的結構,對於在X與Y與原先設 計之位置之重合度相當接近,避免對準錯誤發生,即在驗 證上述之STI與W-CMP在重合錯誤縮小。 由於設計均一擋膜,對準標示能夠得到較佳結果,使 得在進行對準時,能夠避免準位(Leveling)檢測’對準標示 與周圍落差過大’發生錯誤情形。 因此,本發明的特徵在對準標吊層屏團形成一擋膜層, 雄使該擋膜層之濟度與其外麗元件區域.之密度相當,並針 對CMP設計所需要圖案及分佈’使得在CMP硏磨後,仍 1 *·»· 能保持對準標示之精準。此外更能步進對準感測器,進行 f查水平調整時’不會因爲在對準標示與周圍落差過大, 發生準位問題。 雖然本發明已以一較佳實施例揭露如上,然其並非用 以限定本發明’任何熟習此技藝者’在不脫離本發明之精 神和範圍內,當可作各種之更動與潤飾’因此本發明之保 護範圍當視後附之申請專利範圍所界定者爲準。 9 (請先閱讀背面之注意事項再填寫本頁) 、-=β 丁 本紙張尺度適用中國國家標準(CNS > A4規格(210X297公釐), 1T This paper size applies the Chinese National Standard (CNS) A4 specification (210 '乂 297mm_) 2936twf. Doc / 008 Λ7 印 7 Printed by the Shell Specimen Consumer Cooperative of the Central Sample Bureau of the Ministry of Economic Affairs 5. Description of the invention (q) According to the invention, under the CMP honing, in the actual operation of the shallow trench isolation alignment, the overlap error of the best state will be reduced to 52nm on X and 64nm on Y. On tungsten etchback, the best state of coincidence error is obtained, which is 81nm on X and 74nm on Y, which effectively reduces the occurrence of coincidence errors. In Figs. 7a and 7b, the horizontal axis represents the number of wafers, and the vertical axis represents the degree of coincidence between X and Y. In the present invention, the structure with the alignment mark of the barrier film, for the coincidence of X and Y with the originally designed position The degree is quite close to avoid the occurrence of alignment errors, that is, to verify that the above-mentioned STI and W-CMP overlap errors are reduced. Due to the design of a uniform barrier film, the alignment mark can obtain better results, so that when alignment is performed, it is possible to avoid the error of the leveling detection 'the alignment mark is too large from the surroundings'. Therefore, the feature of the present invention is to form a barrier film layer in alignment with the screen layer of the hanging layer, so that the density of the barrier film layer is equivalent to the density of the external element area, and the pattern and distribution required for the CMP design are After CMP honing, 1 * · »· can still maintain the accuracy of the alignment mark. In addition, the sensor can be aligned step by step. When performing the F-check level adjustment, the alignment problem will not occur due to the large difference between the alignment mark and the surroundings. Although the present invention has been disclosed as above with a preferred embodiment, it is not intended to limit the present invention to "any person skilled in the art" without departing from the spirit and scope of the present invention, and can make various modifications and retouches. The scope of protection of the invention shall be determined by the scope of the attached patent application. 9 (Please read the precautions on the back before filling this page),-= β D This paper size applies to Chinese national standards (CNS > A4 specifications (210X297 mm)

Claims (1)

經濟部中夹標隼局貝工消费合作社印«. 6 . doc / ο ο 8 A8 B〇 C8 •—--- -巴____ 申請專利範圍 k一種具有擋膜之對準標示的結構,位於一晶圓表面 上”其中該晶片上具有複數假晶片與複數個切割道,該具 有擋膜之對準標示的結構包括:、 數個對準標示,位於該些切割道上;以及 ""複數個擋膜,每一該擋膜分別對應緊連於每一該對準 檩示外圍,用以防止一化學機械硏磨對該些標準標示之損 壞。 , 2.如申請專利範圍第1項所述之具有擋膜、之對準標希 的結樽,其中該些對準標示與該些擋模爲兩個。 么如申請專利範圍第1項所述之具有擋膜之對準標示 的糸声構,其中該擋模之密度係爲均一。 4.如申請專利範圍第3項所述之具有擋膜之對準標希 的結構,其中該擋模之密度係根據該些晶片密度設計。、 孓如申請專利範圍第1項所述之具有擋膜之對準標示 的結構,其中該擋模之圖案係針對該化學機械硏磨所設計 之一'特定圖案和一分佈。 6.—種具有擋膜之對準標示的結構,位於一晶圓表面 上’其中該晶片上具有複數個晶片與複數個預留空間,該 具有擒膜之對準標示的結構包括: <複數個對準標示,位於該些預留空間上;以及 厂複數個擋膜,每一該擋膜分別對應緊連於每一該對麗、 標示外圍,用以防止一化學機械硏磨對該些標準標示之損、 壞。 7·如宇請專利範圍第6項所述之具有擋膜之對準標示 - ... ----..--1--K 裝------订------- . > (請先閱讀背面之注$項再埃寫本页) 本紙張尺度逋用中國國家梂準(CNS ) A4规格(210><297公釐) 2936 2936 經濟部中央榣窣局貝工消费合作社印— _S______ 中請專利範国 的結構,其中該些對準標示與該些擋模爲兩個。 '彡.如申請專利範_第6項所述之具有擋膜·之對準標示 、、的結棒,其中該撞模之密度係爲均一。 9. 如串胃第8項所述之具有擋膜之對準標示 的結構,其中該些攆槙之密度係根據該些晶片密度設計。 10. 如申請專利範_第6項所述之具有擋膜之對準標示 的結構,其中該擋模之圖案係針對該化學機械硏磨所設計、 之一特定圖案和一分佈。- 〜種具寡擋膜之Ji準標示的結構,位於—晶圓表面、 上,其中該^片上具有複數個晶片與複數個預留空間’該, 具有擋膜之對準標示的結構包括: 廣數個對準標示,位於該些預留空間上;以及 <複數個擋膜,每一該擋膜分別對應緊連於每一該對準 標^外圍,S中該些擋模密度均一且由該些晶片密度相 '伺,用以防止'一化學機械硏磨對該些標準標示之損壞。 12. 如申請專利範圍第11項所述之具有擋膜之對準標· 示的結構,其中該些對準標示與該些擋模爲兩個。 13. 如申請專利範圍第11項所述之具有擋膜之對準標. 示結構,其中該些擋模之圖案係針對該化學機械硏磨所-設計之一特定圖案和一分佈。 (請先聞讀背面之注$項再填寫本頁) .裝· 訂 本紙張尺度逋用中國國家揉率(CNS ) A4規格(210X297公釐)Printed by the Ministry of Economic Affairs of the Bureau of Industry and Engineering Cooperatives «. 6. Doc / ο ο 8 A8 B〇C8 • -----Bar ____ Patent application scope k A structure with an alignment mark of a barrier film, located at "A wafer surface" wherein the wafer has a plurality of dummy wafers and a plurality of scribe lines, and the structure with the alignment marks of the barrier film includes: a plurality of alignment marks located on the scribe lines; and " " A plurality of barrier films, each of which is respectively corresponding to the periphery of each of the alignment indications, to prevent a chemical mechanical honing from damaging the standard marks. 2. If the scope of patent application is the first item There are two alignment bottles with a barrier film and an alignment mark, wherein the alignment marks and the molds are two. What is the alignment mark with a barrier film described in item 1 of the scope of patent application? Acoustic structure, wherein the density of the mold is uniform. 4. The structure with the alignment mark of the film as described in item 3 of the scope of patent application, wherein the density of the mold is designed according to the density of the wafers ., 具有 as described in item 1 of the patent application The structure of the alignment mark, wherein the pattern of the block is a specific pattern and a distribution designed for the chemical mechanical honing. 6. A structure with the alignment mark of the block film is located on a wafer surface 'Where the wafer has a plurality of wafers and a plurality of reserved spaces, the structure with the alignment marks of the capture film includes: < a plurality of alignment marks located on the reserved spaces; and a plurality of barrier films in the factory Each of the barrier films is respectively closely connected to the periphery of each pair of markings and markings to prevent a chemical machinery from damaging or damaging the standard markings. With the alignment mark of the barrier film-... ----..-- 1--K Pack ------ Order -------. ≫ (Please read the note on the back first $ Xiang Zai'e wrote this page) This paper uses China National Standard (CNS) A4 size (210 > < 297mm) 2936 2936 Printed by the Central Government Bureau of the Ministry of Economic Affairs, Shellfisher Consumer Cooperative — _S______ Structure, wherein the alignment marks and the blocking modes are two. '彡. As described in the patent application _ item 6 The alignment marks of the film ·, and the rods, wherein the density of the impact mold is uniform. 9. The structure with the alignment marks of the film as described in item 8 of the stomach, where the densities of the radon It is designed based on the density of these wafers. 10. The structure with the alignment mark of the barrier film as described in the patent application _ item 6, wherein the pattern of the barrier mold is a specific design for the chemical mechanical honing. Patterns and a distribution.-~ Ji quasi-labeled structure with oligoblock film, located on the surface of the wafer, where there are multiple wafers and multiple reserved spaces on the chip. The structure of the mark includes: a plurality of alignment marks located on the reserved spaces; and < a plurality of barrier films, each of which is corresponding to the periphery of each of the alignment marks, respectively. The die densities are uniform and are served by the density of the wafers to prevent 'a chemical mechanical honing damage to the standard marks. 12. The structure with the alignment marks and indicators of the barrier film as described in item 11 of the scope of the patent application, wherein the alignment indicators and the barrier modes are two. 13. The alignment mark with a barrier film as described in item 11 of the scope of the patent application, wherein the patterns of the masks are a specific pattern and a distribution designed for the CMP machine. (Please read the note $ on the back before filling out this page). Binding and binding The paper size is in Chinese National Rolling Rate (CNS) A4 (210X297 mm)
TW87115884A 1998-09-24 1998-09-24 Alignment mark structure with dummy pattern TW391041B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW87115884A TW391041B (en) 1998-09-24 1998-09-24 Alignment mark structure with dummy pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW87115884A TW391041B (en) 1998-09-24 1998-09-24 Alignment mark structure with dummy pattern

Publications (1)

Publication Number Publication Date
TW391041B true TW391041B (en) 2000-05-21

Family

ID=21631462

Family Applications (1)

Application Number Title Priority Date Filing Date
TW87115884A TW391041B (en) 1998-09-24 1998-09-24 Alignment mark structure with dummy pattern

Country Status (1)

Country Link
TW (1) TW391041B (en)

Similar Documents

Publication Publication Date Title
US4824254A (en) Alignment marks on semiconductor wafers and method of manufacturing the marks
US6271602B1 (en) Method for reducing the susceptibility to chemical-mechanical polishing damage of an alignment mark formed in a semiconductor substrate
US20070194466A1 (en) Overlay measurement mark and pattern formation method for the same
US6562525B2 (en) Photo mask to be used for photolithography, method of inspecting pattern defect, and method of manufacturing semiconductor device through use of the mask
KR100871801B1 (en) alignment key and the forming method for semiconductor device
CN100399538C (en) Method for reducing wafer harm caused by shallow slot insulation chemical mechanical polishing technique
TW391041B (en) Alignment mark structure with dummy pattern
TW436961B (en) Method for forming the dielectric layer of an alignment marker area
JP3587712B2 (en) Alignment mark structure for semiconductor manufacturing with protection dummy pattern
US7595258B2 (en) Overlay vernier of semiconductor device and method of manufacturing the same
TW411515B (en) Method for alleviating photolithography error caused by difference of pattern density after chemical mechanical polishing
US20010033033A1 (en) Alignment mark configuration
KR100492779B1 (en) A semiconductor device
KR100447257B1 (en) Method for fabricating measurement mark of box-in-box structure in lithography process
KR20080011558A (en) Method for forming semiconductor device
TW432460B (en) Method for keeping wafer mark clear
KR20030002274A (en) A overlay mark of semiconductor device
TW396399B (en) Method of solving chip alignment error
TW442940B (en) Design of position for the alignment mark
TW383419B (en) Mask integration structure and alignment method applied to chemical mechanic polishing
KR100668730B1 (en) Overlay Key of Semiconductor Device
TW302505B (en) Manufacturing method of reconstructing alignment mark after chemical mechanical polishing
TW322603B (en) The structure and forming method for alignment mask area
TW461040B (en) Method for forming opening in a wafer layer
KR100261178B1 (en) Method for improving sensitivity of find target

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent