TW374244B - Method for manufacturing a bit line having extra-fine width - Google Patents

Method for manufacturing a bit line having extra-fine width

Info

Publication number
TW374244B
TW374244B TW087107912A TW87107912A TW374244B TW 374244 B TW374244 B TW 374244B TW 087107912 A TW087107912 A TW 087107912A TW 87107912 A TW87107912 A TW 87107912A TW 374244 B TW374244 B TW 374244B
Authority
TW
Taiwan
Prior art keywords
bit line
insulated
layer
concave trench
sidewall
Prior art date
Application number
TW087107912A
Other languages
English (en)
Inventor
Gi-Tae Jeong
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of TW374244B publication Critical patent/TW374244B/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
TW087107912A 1997-12-23 1998-05-21 Method for manufacturing a bit line having extra-fine width TW374244B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970072781A KR100256057B1 (ko) 1997-12-23 1997-12-23 초미세 선폭의 비트라인 캡핑을 위한 반도체 소자 제조방법

Publications (1)

Publication Number Publication Date
TW374244B true TW374244B (en) 1999-11-11

Family

ID=19528391

Family Applications (1)

Application Number Title Priority Date Filing Date
TW087107912A TW374244B (en) 1997-12-23 1998-05-21 Method for manufacturing a bit line having extra-fine width

Country Status (3)

Country Link
US (1) US6066556A (zh)
KR (1) KR100256057B1 (zh)
TW (1) TW374244B (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6365504B1 (en) * 1999-10-15 2002-04-02 Tsmc-Acer Semiconductor Manufacturing Corporation Self aligned dual damascene method
KR100578230B1 (ko) * 2000-06-30 2006-05-12 주식회사 하이닉스반도체 듀얼다마신공정을 이용한 비트라인 형성 방법
TW200507171A (en) * 2003-08-05 2005-02-16 Nanya Technology Corp Method for preventing short-circuits of conducting wires
US20070202677A1 (en) * 2006-02-27 2007-08-30 Micron Technology, Inc. Contact formation
US20120049358A1 (en) * 2010-08-24 2012-03-01 Bin-Hong Cheng Semiconductor Device and Semiconductor Process for Making the Same
CN104022071B (zh) * 2013-02-28 2017-02-08 中芯国际集成电路制造(上海)有限公司 互连结构的形成方法
CN104022070B (zh) * 2013-02-28 2016-08-31 中芯国际集成电路制造(上海)有限公司 互连结构的形成方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2728025B2 (ja) * 1995-04-13 1998-03-18 日本電気株式会社 半導体装置の製造方法
US5686354A (en) * 1995-06-07 1997-11-11 Advanced Micro Devices, Inc. Dual damascene with a protective mask for via etching
US5614765A (en) * 1995-06-07 1997-03-25 Advanced Micro Devices, Inc. Self aligned via dual damascene

Also Published As

Publication number Publication date
KR100256057B1 (ko) 2000-05-01
KR19990053190A (ko) 1999-07-15
US6066556A (en) 2000-05-23

Similar Documents

Publication Publication Date Title
WO2001071817A3 (en) Dmos transistor having a trench gate electrode and method of making the same
TW351832B (en) Method for fabricating semiconductor member
WO2001020656A3 (en) Dmos transistor having a trench gate electrode and method of making the same
WO2002027800A3 (en) Trench dmos transistor having lightly doped source structure
SG129260A1 (en) Method of forming contact plug on silicide structure
KR960024604A (ko) 이중 채널 박막트랜지스터 및 그 제조방법
TW429599B (en) Method for forming inductors on the semiconductor substrate
WO2001065607A3 (en) Trench gate dmos field-effect transistor
EP1100128A4 (en) SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
TW374244B (en) Method for manufacturing a bit line having extra-fine width
TW346668B (en) Contact formation for a semiconductor device
TW353797B (en) Method of shallow trench isolation
TW345743B (en) Method for forming side contact of semiconductor device
EP1022782A3 (en) Improved process for buried-strap self-aligned to deep storage trench
TW362258B (en) Silicon trench contact structure on the insulation layer
TW356586B (en) Semiconductor device having conductive layer and manufacturing method thereof
TW428299B (en) Metal plug forming method
TW367425B (en) Structure and manufacturing method for thin film transistor
TW345696B (en) Method and device for manufacturing semiconductor device
TW200520149A (en) Method of forming bit line contact
TW430987B (en) Manufacture method of DRAM capacitor
TW200507171A (en) Method for preventing short-circuits of conducting wires
TW340237B (en) Process for forming a bottom electrode of capacitance on DRAM by a spacer
TW428236B (en) Method for making silicide
TW339478B (en) The manufacturing method for non-volatile memory

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees