TW373310B - Fabricating plug and near-zero overlap interconnect line - Google Patents
Fabricating plug and near-zero overlap interconnect lineInfo
- Publication number
- TW373310B TW373310B TW086118774A TW86118774A TW373310B TW 373310 B TW373310 B TW 373310B TW 086118774 A TW086118774 A TW 086118774A TW 86118774 A TW86118774 A TW 86118774A TW 373310 B TW373310 B TW 373310B
- Authority
- TW
- Taiwan
- Prior art keywords
- plug
- etching
- layer
- interconnect line
- fabricating
- Prior art date
Links
- 238000005530 etching Methods 0.000 abstract 4
- 239000004020 conductor Substances 0.000 abstract 2
- 238000000151 deposition Methods 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 239000002184 metal Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/762,868 US6046100A (en) | 1996-12-12 | 1996-12-12 | Method of fabricating a fabricating plug and near-zero overlap interconnect line |
Publications (1)
Publication Number | Publication Date |
---|---|
TW373310B true TW373310B (en) | 1999-11-01 |
Family
ID=25066241
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086118774A TW373310B (en) | 1996-12-12 | 1997-12-12 | Fabricating plug and near-zero overlap interconnect line |
Country Status (6)
Country | Link |
---|---|
US (2) | US6046100A (zh) |
EP (1) | EP0848420A3 (zh) |
JP (1) | JPH10214897A (zh) |
KR (1) | KR19980064075A (zh) |
SG (1) | SG81220A1 (zh) |
TW (1) | TW373310B (zh) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6107191A (en) * | 1997-11-07 | 2000-08-22 | Lucent Technologies Inc. | Method of creating an interconnect in a substrate and semiconductor device employing the same |
JP3221381B2 (ja) * | 1997-11-21 | 2001-10-22 | 日本電気株式会社 | 半導体装置の製造方法 |
US6235638B1 (en) | 1999-02-16 | 2001-05-22 | Micron Technology, Inc. | Simplified etching technique for producing multiple undercut profiles |
KR100366635B1 (ko) * | 2000-11-01 | 2003-01-09 | 삼성전자 주식회사 | 반도체 소자의 금속 배선 및 그 제조방법 |
JP2005050903A (ja) * | 2003-07-30 | 2005-02-24 | Toshiba Corp | 半導体装置およびその製造方法 |
US20060009038A1 (en) | 2004-07-12 | 2006-01-12 | International Business Machines Corporation | Processing for overcoming extreme topography |
US7705464B2 (en) * | 2004-09-13 | 2010-04-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connection structure for semiconductor devices |
US9076821B2 (en) * | 2007-04-30 | 2015-07-07 | Infineon Technologies Ag | Anchoring structure and intermeshing structure |
US8319344B2 (en) * | 2008-07-14 | 2012-11-27 | Infineon Technologies Ag | Electrical device with protruding contact elements and overhang regions over a cavity |
DE102008040597A1 (de) * | 2008-07-22 | 2010-01-28 | Robert Bosch Gmbh | Mikromechanisches Bauelement mit Rückvolumen |
US20150302877A1 (en) * | 2012-05-16 | 2015-10-22 | HGST Netherlands B.V. | Plasma polish for magnetic recording media |
US9940963B1 (en) | 2016-11-17 | 2018-04-10 | Western Digital Technologies, Inc. | Magnetic media with atom implanted magnetic layer |
US10354989B1 (en) * | 2018-05-16 | 2019-07-16 | Micron Technology, Inc. | Integrated assemblies and methods of forming integrated assemblies |
JP2020047711A (ja) * | 2018-09-18 | 2020-03-26 | 株式会社アルバック | 記憶素子製造方法 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4676869A (en) * | 1986-09-04 | 1987-06-30 | American Telephone And Telegraph Company At&T Bell Laboratories | Integrated circuits having stepped dielectric regions |
JPH01286442A (ja) * | 1988-05-13 | 1989-11-17 | Sony Corp | 半導体装置の製造方法 |
US5773537A (en) * | 1992-05-19 | 1998-06-30 | Basf Aktiengesellschaft | Ziegler-natta catalyst systems containing specific organosilicon compounds |
US5460689A (en) * | 1994-02-28 | 1995-10-24 | Applied Materials, Inc. | High pressure plasma treatment method and apparatus |
WO1995028000A2 (en) * | 1994-04-07 | 1995-10-19 | Philips Electronics N.V. | Method of manufacturing a semiconductor device with a multilayer wiring structure containing narrow vias |
US5364817A (en) * | 1994-05-05 | 1994-11-15 | United Microelectronics Corporation | Tungsten-plug process |
US5464794A (en) * | 1994-05-11 | 1995-11-07 | United Microelectronics Corporation | Method of forming contact openings having concavo-concave shape |
US5470790A (en) * | 1994-10-17 | 1995-11-28 | Intel Corporation | Via hole profile and method of fabrication |
US5698112A (en) * | 1994-11-24 | 1997-12-16 | Siemens Aktiengesellschaft | Corrosion protection for micromechanical metal layers |
KR100214467B1 (ko) * | 1995-12-29 | 1999-08-02 | 구본준 | 반도체소자의 배선구조 형성방법 |
US5851923A (en) * | 1996-01-18 | 1998-12-22 | Micron Technology, Inc. | Integrated circuit and method for forming and integrated circuit |
US6187659B1 (en) * | 1999-08-06 | 2001-02-13 | Taiwan Semiconductor Manufacturing Company | Node process integration technology to improve data retention for logic based embedded dram |
-
1996
- 1996-12-12 US US08/762,868 patent/US6046100A/en not_active Expired - Lifetime
-
1997
- 1997-11-28 SG SG9704171A patent/SG81220A1/en unknown
- 1997-12-11 EP EP97309980A patent/EP0848420A3/en not_active Withdrawn
- 1997-12-12 KR KR1019970068083A patent/KR19980064075A/ko not_active Application Discontinuation
- 1997-12-12 TW TW086118774A patent/TW373310B/zh active
- 1997-12-12 JP JP9369819A patent/JPH10214897A/ja not_active Withdrawn
-
2000
- 2000-02-18 US US09/507,491 patent/US6455921B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US6455921B1 (en) | 2002-09-24 |
JPH10214897A (ja) | 1998-08-11 |
EP0848420A2 (en) | 1998-06-17 |
US6046100A (en) | 2000-04-04 |
SG81220A1 (en) | 2001-06-19 |
EP0848420A3 (en) | 1999-02-03 |
KR19980064075A (ko) | 1998-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW373310B (en) | Fabricating plug and near-zero overlap interconnect line | |
SG84587A1 (en) | Semiconductor device and method of formation | |
AU2940097A (en) | Method of forming raised metallic contacts on electrical circuits | |
WO2002054446A3 (en) | Barbed vias for electrical and mechanical connection between conductive layers in semiconductor devices | |
WO2003028098A3 (en) | Programmable chip-to-substrate interconnect structure and device and method of forming same | |
IL111308A (en) | Multi-level antifuse structure and method for making same | |
EP0401688A3 (en) | Method of forming electrical contact between interconnection layers located at different layer levels | |
WO2003046978A3 (en) | Method of implantation after copper seed deposition | |
EP0821407A3 (en) | Semiconductor devices having protruding contacts and method for making the same | |
MY133613A (en) | Multi-layer circuit having a via matrix interlayer connection | |
WO2002009178A3 (en) | Semiconductor device and a process for forming the same | |
SG129260A1 (en) | Method of forming contact plug on silicide structure | |
TWI256684B (en) | Method of fabricate interconnect structures | |
EP0903784A3 (en) | Improved techniques for forming electrically blowable fuses on an integrated circuit | |
TW429599B (en) | Method for forming inductors on the semiconductor substrate | |
US5994763A (en) | Wiring structure for semiconductor element and method for forming the same | |
EP0720230A3 (en) | Fuse structure for an integrated circuit device | |
WO2003012860A3 (en) | Boron-doped titanium nitride layer for high aspect ratio semiconductor devices | |
WO2002037559A3 (en) | Low temperature hillock suppression method in integrated circuit interconnects | |
MY133863A (en) | Passive component integrated circuit chip | |
WO1996016435A3 (en) | Semiconductor device provided with a microcomponent having a fixed and a movable electrode | |
EP0566253A1 (en) | Method for forming contact structures in integrated circuits | |
EP0818946A3 (en) | A printed-wiring board and a production method thereof | |
TW356586B (en) | Semiconductor device having conductive layer and manufacturing method thereof | |
TW346658B (en) | Method for manufacturing capacitor for semiconductor device |