TW367583B - Forming method for contact/via with hard mask - Google Patents

Forming method for contact/via with hard mask

Info

Publication number
TW367583B
TW367583B TW086118634A TW86118634A TW367583B TW 367583 B TW367583 B TW 367583B TW 086118634 A TW086118634 A TW 086118634A TW 86118634 A TW86118634 A TW 86118634A TW 367583 B TW367583 B TW 367583B
Authority
TW
Taiwan
Prior art keywords
contact
photo
hard mask
resist
etching
Prior art date
Application number
TW086118634A
Other languages
Chinese (zh)
Inventor
Chao-Chen Chen
Jia-Shiung Tsai
Hung-Yuan Tau
Original Assignee
Taiwan Semiconductor Mfg Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg Co Ltd filed Critical Taiwan Semiconductor Mfg Co Ltd
Priority to TW086118634A priority Critical patent/TW367583B/en
Application granted granted Critical
Publication of TW367583B publication Critical patent/TW367583B/en

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A kind of forming method for contact/via with hard mask. The used forming method for contact/via is to employ the photo-resist pattern as the mask for etching. But as the miniaturization of components, the thickness of photo-resist should be reduced to adapt to the punitive process window of photolithography process. But reducing the thickness of photo-resist will reduce the ability of anti-erosion and run out of the photo-resist before contact completely forming. In order to improve the said situation, the invention provides a kind of hard mask process for polycrystalline silicon which is to transfer the pattern of photo-resist to polycrystalline silicon layer by initial etching; then, employing the polycrystalline silicon layer with better anti-erosion ability as the mask for followed etching so as to form the contact of reduced size. Because the hard mask processing is lack of carbon, it will reduce the etching speed and the sidewall of contact will not be smooth. So, the invention provides an improved process with hard mask which is to implant carbon ion in polycrystalline silicon layer providing carbon for enhancing the etching process of contacts.
TW086118634A 1997-12-10 1997-12-10 Forming method for contact/via with hard mask TW367583B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW086118634A TW367583B (en) 1997-12-10 1997-12-10 Forming method for contact/via with hard mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW086118634A TW367583B (en) 1997-12-10 1997-12-10 Forming method for contact/via with hard mask

Publications (1)

Publication Number Publication Date
TW367583B true TW367583B (en) 1999-08-21

Family

ID=57941256

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086118634A TW367583B (en) 1997-12-10 1997-12-10 Forming method for contact/via with hard mask

Country Status (1)

Country Link
TW (1) TW367583B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI421978B (en) * 2010-07-08 2014-01-01 Macronix Int Co Ltd Method for fabricating conductive lines

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI421978B (en) * 2010-07-08 2014-01-01 Macronix Int Co Ltd Method for fabricating conductive lines

Similar Documents

Publication Publication Date Title
TW429481B (en) Process for treating semiconductor substrates and structures obtained by this process
TW257875B (en) Method of forming miniature pattern
TW359008B (en) Double metal embedding
TW348312B (en) Process for producing semiconductor integrated circuit device
TW367583B (en) Forming method for contact/via with hard mask
TW200507107A (en) Method for providing an integrated active region on silicon-on-insulator devices
TW200501176A (en) Method for forming metal lines
TW342530B (en) Process for forming a semiconductor tungsten plug
TW336349B (en) Process for producing IC well construction
TW284904B (en) Etch back improving method by using concave-convex etching contour
TW374215B (en) Method for etching a metal layer
JPS5533037A (en) Manufacture of semiconductor device
TW332331B (en) The method for forming DRAM and peripheral contact
JPS6446932A (en) Manufacture of semiconductor device
TW430889B (en) Method for making semiconductor device with small-sized gate structure
EP0917187A3 (en) Method of etching aluminium-based layer
TW367579B (en) Forming method for rounded corner in shallow trench isolation with polymer-spacer
TW359010B (en) Method of producing a semiconductor body
TW429486B (en) Method of making MOS gate
TW355831B (en) Manufacturing method of buried contact for IC
TW245819B (en) Local oxidization of Silicon with buried loop via
TW263600B (en) Process for implementing etching
TW369713B (en) Dual damascene process
TW377487B (en) Process of isolating active area
TW353804B (en) Method of forming asymmetrically-disposed thin film transistors