TW355796B - Method for operating a memory-cell arrangement - Google Patents

Method for operating a memory-cell arrangement

Info

Publication number
TW355796B
TW355796B TW086110932A TW86110932A TW355796B TW 355796 B TW355796 B TW 355796B TW 086110932 A TW086110932 A TW 086110932A TW 86110932 A TW86110932 A TW 86110932A TW 355796 B TW355796 B TW 355796B
Authority
TW
Taiwan
Prior art keywords
silicon
memory
layer
oxide layer
mos
Prior art date
Application number
TW086110932A
Other languages
English (en)
Inventor
Josef Willer
Volker Lehmann
Martin Franosch
Hans Reisinger
Ulrike Gruning
Schafer Herbert
Krautschneider Wolfgang
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of TW355796B publication Critical patent/TW355796B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/511Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/518Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/792Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
TW086110932A 1996-08-01 1997-07-31 Method for operating a memory-cell arrangement TW355796B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19631155 1996-08-01

Publications (1)

Publication Number Publication Date
TW355796B true TW355796B (en) 1999-04-11

Family

ID=7801542

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086110932A TW355796B (en) 1996-08-01 1997-07-31 Method for operating a memory-cell arrangement

Country Status (6)

Country Link
US (1) US6040995A (zh)
EP (1) EP0916162A1 (zh)
JP (1) JP2000515328A (zh)
KR (1) KR20000029664A (zh)
TW (1) TW355796B (zh)
WO (1) WO1998006140A1 (zh)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999049517A1 (de) * 1998-03-24 1999-09-30 Siemens Aktiengesellschaft Speicherzellenanordnung und verfahren zu ihrer herstellung
EP1068645B1 (de) * 1998-03-24 2014-05-07 Infineon Technologies AG Speicherzellenanordnung und verfahren zu ihrer herstellung
JP3973819B2 (ja) * 1999-03-08 2007-09-12 株式会社東芝 半導体記憶装置およびその製造方法
JP4198903B2 (ja) * 2001-08-31 2008-12-17 株式会社東芝 半導体記憶装置
US6630384B1 (en) * 2001-10-05 2003-10-07 Advanced Micro Devices, Inc. Method of fabricating double densed core gates in sonos flash memory
KR100432889B1 (ko) * 2002-04-12 2004-05-22 삼성전자주식회사 2비트 기입가능한 비휘발성 메모리 소자, 그 구동방법 및그 제조방법
KR100432888B1 (ko) * 2002-04-12 2004-05-22 삼성전자주식회사 비휘발성 메모리 소자 및 그 제조방법
US6919251B2 (en) * 2002-07-31 2005-07-19 Texas Instruments Incorporated Gate dielectric and method
US6900098B1 (en) * 2002-10-15 2005-05-31 Halo Lsi, Inc. Twin insulator charge storage device operation and its fabrication method
US7394703B2 (en) * 2002-10-15 2008-07-01 Halo Lsi, Inc. Twin insulator charge storage device operation and its fabrication method
US7391653B2 (en) 2002-10-15 2008-06-24 Halo Lsi, Inc. Twin insulator charge storage device operation and its fabrication method
JP4040534B2 (ja) * 2003-06-04 2008-01-30 株式会社東芝 半導体記憶装置
US6878991B1 (en) * 2004-01-30 2005-04-12 Micron Technology, Inc. Vertical device 4F2 EEPROM memory
JP5001578B2 (ja) * 2005-06-30 2012-08-15 ラピスセミコンダクタ株式会社 半導体記憶装置及び半導体記憶装置の製造方法
US7569086B2 (en) * 2006-04-24 2009-08-04 Thermochem Recovery International, Inc. Fluid bed reactor having vertically spaced apart clusters of heating conduits
JP4965948B2 (ja) * 2006-09-21 2012-07-04 ルネサスエレクトロニクス株式会社 半導体装置
US9391084B2 (en) 2014-06-19 2016-07-12 Macronix International Co., Ltd. Bandgap-engineered memory with multiple charge trapping layers storing charge

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02126498A (ja) * 1988-07-08 1990-05-15 Hitachi Ltd 不揮発性半導体記憶装置
US4953928A (en) * 1989-06-09 1990-09-04 Synaptics Inc. MOS device for long-term learning
US5436481A (en) * 1993-01-21 1995-07-25 Nippon Steel Corporation MOS-type semiconductor device and method of making the same
US5666307A (en) * 1995-11-14 1997-09-09 Programmable Microelectronics Corporation PMOS flash memory cell capable of multi-level threshold voltage storage
EP0843360A1 (en) * 1996-11-15 1998-05-20 Hitachi Europe Limited Memory device

Also Published As

Publication number Publication date
US6040995A (en) 2000-03-21
KR20000029664A (ko) 2000-05-25
JP2000515328A (ja) 2000-11-14
WO1998006140A1 (de) 1998-02-12
EP0916162A1 (de) 1999-05-19

Similar Documents

Publication Publication Date Title
TW355796B (en) Method for operating a memory-cell arrangement
US5119330A (en) Nonvolatile memory system for multiple value storing
EP0851433A3 (en) Semiconductor ROM
EP1239490A3 (en) Integrated circuit for storage and retrieval of multiple digital bits per nonvolatile memory cell
AU5561996A (en) An in-home digital video unit with combined archival storage and high-access storage
EP0721189A3 (en) Ferroelectric memory and method for controlling operation of the same
EP0798736A3 (en) Bootstrapping circuit utilizing a ferroelectric capacitor
TW353751B (en) Nonvolatile semiconductor memory device
TR199600018A2 (tr) Plaka depolama ve plaka siralama özelligine sahip ara kalinlikta ve cok firinli isleme hatti.
IT8468164A1 (it) Generatore di tensione differenziale di riferimento per circuiti integrati ad alimentazione singola in tecnologia nmos.
EP0827153A3 (en) Method of writing data to a single transistor type ferroelectric memory cell
CA2212027A1 (en) Charging system and method
EP0585505A1 (en) Low noise buffer
EP0123435A3 (en) Information holding device
IE822816L (en) Charge-coupled device
CA2034296A1 (en) Information processing apparatus, information processing method, and recording medium employed therefor
AU1840397A (en) Collective charge reading and injection in random access charge transfer devices
TW366583B (en) Semiconductor device having an ESD protective circuitry
EP0649095A3 (en) Non-volatile memory with fast data access.
US3648065A (en) Storage circuit for shift register
EP0387102A3 (en) Semi-conductor non-volatile memory and method of writing the same
CN1034821A (zh) 数字先进先出存储器
EP0667562A3 (en) Charge injection barrier for positive charging of an organic photoconductor.
AU3144797A (en) High voltage-tolerant low voltage input/output cell
TW335555B (en) Nonvolatile memory cell