TW345722B - Method for forming buried contact in integrated circuit - Google Patents

Method for forming buried contact in integrated circuit

Info

Publication number
TW345722B
TW345722B TW086119827A TW86119827A TW345722B TW 345722 B TW345722 B TW 345722B TW 086119827 A TW086119827 A TW 086119827A TW 86119827 A TW86119827 A TW 86119827A TW 345722 B TW345722 B TW 345722B
Authority
TW
Taiwan
Prior art keywords
forming
buried contact
layer
transistor
integrated circuit
Prior art date
Application number
TW086119827A
Other languages
English (en)
Inventor
Gwo-Chin Hwang
Show-Gwo Wuu
Jenn-Ming Hwang
Dun-Nian Yang
Original Assignee
Taiwan Semiconductor Mfg Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg Co Ltd filed Critical Taiwan Semiconductor Mfg Co Ltd
Priority to TW086119827A priority Critical patent/TW345722B/zh
Application granted granted Critical
Publication of TW345722B publication Critical patent/TW345722B/zh

Links

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
TW086119827A 1997-12-27 1997-12-27 Method for forming buried contact in integrated circuit TW345722B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW086119827A TW345722B (en) 1997-12-27 1997-12-27 Method for forming buried contact in integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW086119827A TW345722B (en) 1997-12-27 1997-12-27 Method for forming buried contact in integrated circuit

Publications (1)

Publication Number Publication Date
TW345722B true TW345722B (en) 1998-11-21

Family

ID=58263854

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086119827A TW345722B (en) 1997-12-27 1997-12-27 Method for forming buried contact in integrated circuit

Country Status (1)

Country Link
TW (1) TW345722B (zh)

Similar Documents

Publication Publication Date Title
US5614431A (en) Method of making buried strap trench cell yielding an extended transistor
US5688700A (en) Method of forming a field effect transistor
EP0848418A3 (en) Silicon on insulator buried plate trench capacitor
TW362256B (en) Isolation method in a semiconductor device
KR970023995A (ko) 트렌치 소자분리 방법
KR970030640A (ko) 반도체 장치의 소자 분리막 형성방법
TW345692B (en) Method of forming a floating gate in a flash memory device
TW328650B (en) The MOS device and its manufacturing method
KR19980058391A (ko) Soi 반도체 소자 및 그의 제조방법
KR970003837B1 (en) Fabrication of mosfet
TW345722B (en) Method for forming buried contact in integrated circuit
WO2003044853A3 (en) Substrate contact in soi and method therefor
TW200516713A (en) Method fabricating a memory device having a self-aligned contact
KR100806838B1 (ko) 반도체소자의 콘택 및 그 형성방법
KR970072295A (ko) 반도체 소자의 격리막 형성방법
KR100477786B1 (ko) 반도체소자의 콘택 형성 방법
CN108878528B (zh) 半导体结构及其形成方法
JP2002208696A (ja) 半導体装置及びその製造方法
KR960002471A (ko) 실리콘-온-인슐레이터(soi) 소자의 제조방법 및 그 구조
KR101004813B1 (ko) 트랜지스터 제조 방법
KR20020002706A (ko) 트랜지스터 및 그의 제조 방법
KR970054268A (ko) 반도체 에스 오 아이 소자의 제조방법
KR960026766A (ko) 트랜지스터 제조방법
KR960019731A (ko) 반도체 메모리소자 제조방법
TW324109B (en) The manufacturing method for lowing down parasitice capacitance of source/drain interface

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent