TW328601B - Power line noise prevention circuit for semiconductor memory device - Google Patents

Power line noise prevention circuit for semiconductor memory device

Info

Publication number
TW328601B
TW328601B TW086107587A TW86107587A TW328601B TW 328601 B TW328601 B TW 328601B TW 086107587 A TW086107587 A TW 086107587A TW 86107587 A TW86107587 A TW 86107587A TW 328601 B TW328601 B TW 328601B
Authority
TW
Taiwan
Prior art keywords
high voltage
generating means
memory device
semiconductor memory
enable
Prior art date
Application number
TW086107587A
Other languages
English (en)
Inventor
Ki Kim Yong
Original Assignee
Hyundai Electronics Ind
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyundai Electronics Ind filed Critical Hyundai Electronics Ind
Application granted granted Critical
Publication of TW328601B publication Critical patent/TW328601B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/108—Wide data ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
TW086107587A 1996-06-29 1997-06-03 Power line noise prevention circuit for semiconductor memory device TW328601B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960025747A KR100206604B1 (ko) 1996-06-29 1996-06-29 반도체 메모리 장치

Publications (1)

Publication Number Publication Date
TW328601B true TW328601B (en) 1998-03-21

Family

ID=19464744

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086107587A TW328601B (en) 1996-06-29 1997-06-03 Power line noise prevention circuit for semiconductor memory device

Country Status (3)

Country Link
US (1) US5926427A (zh)
KR (1) KR100206604B1 (zh)
TW (1) TW328601B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6545919B1 (en) 1998-12-28 2003-04-08 Fujitsu Limited Semiconductor memory and output signal control method and circuit in semiconductor memory
TWI607436B (zh) * 2005-05-23 2017-12-01 瑞薩電子股份有限公司 半導體裝置

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1186548A (ja) * 1997-09-16 1999-03-30 Mitsubishi Electric Corp 半導体記憶装置
US6343044B1 (en) * 2000-10-04 2002-01-29 International Business Machines Corporation Super low-power generator system for embedded applications
KR100353538B1 (ko) * 2000-10-24 2002-09-27 주식회사 하이닉스반도체 반도체 장치의 전압 발생 조절 회로
KR100657839B1 (ko) 2004-05-31 2006-12-14 삼성전자주식회사 전원 전압의 노이즈에 둔감한 딜레이 셀
US7692978B2 (en) * 2007-05-25 2010-04-06 Nec Electronics Corporation Semiconductor device that uses a plurality of source voltages
JP5175597B2 (ja) * 2007-11-12 2013-04-03 エスケーハイニックス株式会社 半導体集積回路

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63234623A (ja) * 1987-03-23 1988-09-29 Toshiba Corp 半導体集積回路
KR910004735B1 (ko) * 1988-07-18 1991-07-10 삼성전자 주식회사 데이타 출력용 버퍼회로
JP2915625B2 (ja) * 1991-06-26 1999-07-05 株式会社沖マイクロデザイン宮崎 データ出力回路
KR0137084B1 (ko) * 1993-09-14 1998-04-29 세끼자와 다다시 반도체 메모리 장치

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6545919B1 (en) 1998-12-28 2003-04-08 Fujitsu Limited Semiconductor memory and output signal control method and circuit in semiconductor memory
US6778448B2 (en) 1998-12-28 2004-08-17 Fujitsu Limited Semiconductor memory and output signal control method and circuit in semiconductor memory
TWI607436B (zh) * 2005-05-23 2017-12-01 瑞薩電子股份有限公司 半導體裝置

Also Published As

Publication number Publication date
KR980005000A (ko) 1998-03-30
US5926427A (en) 1999-07-20
KR100206604B1 (ko) 1999-07-01

Similar Documents

Publication Publication Date Title
KR100570425B1 (ko) 메모리 장치를 위한 저전력 전원 시스템 및 메모리 장치에 전압을 공급하기 위한 방법
US5406523A (en) High voltage boosted word line supply charge pump and regulator for DRAM
US5677649A (en) Frequency-variable oscillator controlled high efficiency charge pump
EP0556605A3 (zh)
TW328601B (en) Power line noise prevention circuit for semiconductor memory device
TW326528B (en) Circuit and method for controlling bit line for a semiconductor memory device to control bit line by a circuit composed of bit lines, bit line bars, equalization power lines, and first and second precharge portions
TW326569B (en) ROM-type semiconductor memory device with large operating margin
WO2000041055A3 (en) Match line control circuit for content addressable memory
TW328592B (en) Semiconductor memory device
EP0798736A3 (en) Bootstrapping circuit utilizing a ferroelectric capacitor
US4906056A (en) High speed booster circuit
CA2249859A1 (en) Power supply control system
IT1256458B (it) Circuito per generare segnali di orologio per separare linee di bit inun dispositivo di memoria a semiconduttore.
KR950009725A (ko) 반도체 메모리 장치
TW351810B (en) Row decoder for semiconductor memory device
KR900001818B1 (en) Booster circuit
US6285600B1 (en) Device and method for supplying current to a semiconductor memory to support a boosted voltage within the memory during testing
TW286404B (en) Semiconductor memory device for reducing operating power consumption amount
TW333697B (en) The semiconductor device
EP1031990A3 (en) Reference voltage generator for an integrated circuit such as a dynamic random access memory (DRAM)
KR960025706A (ko) 전력소모를 절감하기 위한 직류전압 발생회로
TW360871B (en) A negative high voltage power device
KR100233195B1 (ko) 신호 전송 회로
US6144613A (en) Synchronous semiconductor memory
US6298003B1 (en) Boost circuit of DRAM with variable loading

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees