TW296442B - - Google Patents
Download PDFInfo
- Publication number
- TW296442B TW296442B TW084113646A TW84113646A TW296442B TW 296442 B TW296442 B TW 296442B TW 084113646 A TW084113646 A TW 084113646A TW 84113646 A TW84113646 A TW 84113646A TW 296442 B TW296442 B TW 296442B
- Authority
- TW
- Taiwan
- Prior art keywords
- data
- cache
- write
- address
- buffer
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
- G06F12/0851—Cache with interleaved addressing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0855—Overlapped cache accessing, e.g. pipeline
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0877—Cache access modes
- G06F12/0884—Parallel mode, e.g. in parallel with main memory or CPU
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/28—Using a specific disk cache architecture
- G06F2212/282—Partitioned cache
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7034422A JPH08212133A (ja) | 1995-01-31 | 1995-01-31 | データ処理装置及びキャッシュメモリ制御方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW296442B true TW296442B (enExample) | 1997-01-21 |
Family
ID=12413777
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW084113646A TW296442B (enExample) | 1995-01-31 | 1995-12-20 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JPH08212133A (enExample) |
| KR (1) | KR960029986A (enExample) |
| TW (1) | TW296442B (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1999049395A1 (fr) * | 1998-03-23 | 1999-09-30 | Hitachi, Ltd. | Controleur de memoire tampon |
| KR100794312B1 (ko) | 2006-12-27 | 2008-01-11 | 삼성전자주식회사 | 명령어 자동 처리 유니트를 포함한 메모리 컨트롤러 및그를 포함한 메모리 시스템 |
| JPWO2012093475A1 (ja) * | 2011-01-05 | 2014-06-09 | 富士通株式会社 | 情報転送装置および情報転送装置の情報転送方法 |
| US12105629B2 (en) | 2022-07-25 | 2024-10-01 | Samsung Electronics Co., Ltd. | Adaptive cache indexing for a storage device |
-
1995
- 1995-01-31 JP JP7034422A patent/JPH08212133A/ja not_active Withdrawn
- 1995-12-20 TW TW084113646A patent/TW296442B/zh active
-
1996
- 1996-01-30 KR KR1019960001988A patent/KR960029986A/ko not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| JPH08212133A (ja) | 1996-08-20 |
| KR960029986A (ko) | 1996-08-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW548548B (en) | Store buffer which forwards data based on index and optional way match | |
| TW422950B (en) | Processor employing high performance write back buffer | |
| EP4276636B1 (en) | Coprocessor operation bundling | |
| TW397953B (en) | Method for executing speculative load instructions in high-performance processors | |
| US8219787B2 (en) | Early release of resources by proceeding to retire store operations from exception reporting stage but keeping in load/store queue | |
| JP5105887B2 (ja) | 非同期式パイプラインのためのデータ・キャッシュ・ミスをアウト・オブ・オーダ方式で処理するための装置及び方法 | |
| CN102652304B (zh) | 预测并避免乱序微处理器中的操作数-存储-比较冒险 | |
| TW493123B (en) | Mfence and lfence micro-architectural implementation method and system | |
| TWI333629B (en) | Data speculation based on addressing patterns identifying dual-purpose register | |
| TWI228657B (en) | Virtual set cache that redirects store data to correct virtual set to avoid virtual set store miss penalty | |
| US6336168B1 (en) | System and method for merging multiple outstanding load miss instructions | |
| US6976152B2 (en) | Comparing operands of instructions against a replay scoreboard to detect an instruction replay and copying a replay scoreboard to an issue scoreboard | |
| JP2713332B2 (ja) | データ処理装置及びメモリ・キャッシュの動作方法 | |
| JPH0342745A (ja) | 複数キャッシュ・メモリ・アクセス方法 | |
| JPH0559455B2 (enExample) | ||
| JPS6353571B2 (enExample) | ||
| TW302445B (en) | A method and system for bypassing in a load/store unit of a superscalar processor | |
| CN102087591A (zh) | 非循序执行的微处理器及其操作方法 | |
| JPS61107434A (ja) | デ−タ処理装置 | |
| TW408269B (en) | A method and system for handling multiple store instruction completions in a processing system | |
| EP0614146A1 (en) | A data processor with speculative data transfer and method of operation | |
| JPH0564813B2 (enExample) | ||
| CN101027636A (zh) | 连续流程处理器流水线 | |
| TWI351642B (en) | Reducing stalls in a processor pipeline | |
| TW444179B (en) | A data processing system having an apparatus for exception tracking during out-of-order operation and method therefor |