TW202331792A - 用於製作在多晶碳化矽載體底材上包含單晶碳化矽薄層之複合結構之方法 - Google Patents
用於製作在多晶碳化矽載體底材上包含單晶碳化矽薄層之複合結構之方法 Download PDFInfo
- Publication number
- TW202331792A TW202331792A TW111136001A TW111136001A TW202331792A TW 202331792 A TW202331792 A TW 202331792A TW 111136001 A TW111136001 A TW 111136001A TW 111136001 A TW111136001 A TW 111136001A TW 202331792 A TW202331792 A TW 202331792A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- carrier substrate
- silicon carbide
- surface layer
- substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
- H10P14/3408—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P10/00—Bonding of wafers, substrates or parts of devices
- H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
- H10P10/128—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates by direct semiconductor to semiconductor bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P10/00—Bonding of wafers, substrates or parts of devices
- H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P10/00—Bonding of wafers, substrates or parts of devices
- H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
- H10P10/126—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates characterised by the composition of the bonding layer, e.g. dopant concentration or stoichiometry
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2902—Materials being Group IVA materials
- H10P14/2904—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3451—Structure
- H10P14/3452—Microstructure
- H10P14/3454—Amorphous
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
- H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/416—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials of highly doped semiconductor materials, e.g. polysilicon layers or amorphous silicon layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H10P14/6336—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
Landscapes
- Recrystallisation Techniques (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Plasma & Fusion (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FRFR2110624 | 2021-10-07 | ||
| FR2110626A FR3128056B1 (fr) | 2021-10-07 | 2021-10-07 | Procede de fabrication d’une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic poly-cristallin |
| FRFR2110626 | 2021-10-07 | ||
| FR2110624A FR3128057B1 (fr) | 2021-10-07 | 2021-10-07 | Procede de fabrication d’une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic poly-cristallin |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202331792A true TW202331792A (zh) | 2023-08-01 |
Family
ID=83690271
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW111136001A TW202331792A (zh) | 2021-10-07 | 2022-09-22 | 用於製作在多晶碳化矽載體底材上包含單晶碳化矽薄層之複合結構之方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20250006492A1 (https=) |
| EP (1) | EP4413613B1 (https=) |
| JP (1) | JP2024537777A (https=) |
| KR (1) | KR20240067134A (https=) |
| TW (1) | TW202331792A (https=) |
| WO (1) | WO2023057700A1 (https=) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0755068B1 (en) * | 1995-07-21 | 2003-06-04 | Canon Kabushiki Kaisha | Semiconductor substrate and process for production thereof |
| FR2810448B1 (fr) * | 2000-06-16 | 2003-09-19 | Soitec Silicon On Insulator | Procede de fabrication de substrats et substrats obtenus par ce procede |
-
2022
- 2022-09-21 KR KR1020247014814A patent/KR20240067134A/ko active Pending
- 2022-09-21 EP EP22789278.3A patent/EP4413613B1/fr active Active
- 2022-09-21 JP JP2024519336A patent/JP2024537777A/ja active Pending
- 2022-09-21 WO PCT/FR2022/051774 patent/WO2023057700A1/fr not_active Ceased
- 2022-09-21 US US18/697,809 patent/US20250006492A1/en active Pending
- 2022-09-22 TW TW111136001A patent/TW202331792A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| KR20240067134A (ko) | 2024-05-16 |
| JP2024537777A (ja) | 2024-10-16 |
| WO2023057700A1 (fr) | 2023-04-13 |
| US20250006492A1 (en) | 2025-01-02 |
| EP4413613C0 (fr) | 2025-10-15 |
| EP4413613B1 (fr) | 2025-10-15 |
| EP4413613A1 (fr) | 2024-08-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI693640B (zh) | 使半導體表面平整之製造方法 | |
| US8501589B2 (en) | Method in the microelectronics fields of forming a monocrystalline layer | |
| CN114175212B (zh) | 包括多晶sic载体衬底上的单晶sic薄层的复合结构制造方法 | |
| CN115088063B (zh) | 用于制造包括位于由SiC制成的载体衬底上的由单晶SiC制成的薄层的复合结构的方法 | |
| JP2009516929A (ja) | ガラス絶縁体上の大面積半導体 | |
| CN115023802B (zh) | 包含在SiC制载体衬底上的单晶SiC制薄层的复合结构的制造方法 | |
| TWI872240B (zh) | 耐極高溫之可分離臨時底材,以及從該底材移轉有用層之方法 | |
| TW202323603A (zh) | 用於製作多晶碳化矽支撐底材之方法 | |
| JP2024509679A (ja) | 炭化ケイ素ベースの半導体構造体及び中間複合構造体を製造する方法 | |
| TW202331792A (zh) | 用於製作在多晶碳化矽載體底材上包含單晶碳化矽薄層之複合結構之方法 | |
| CN118077032A (zh) | 用于在多晶SiC的载体衬底上制造包含单晶SiC的薄膜的复合结构体的方法 | |
| TWI915522B (zh) | 用於製作碳化矽基半導性結構及中間複合結構之方法 | |
| TWI861253B (zh) | 用於製作複合結構之方法,該複合結構包含一單晶SiC薄層在一SiC載體底材上 | |
| TW202331791A (zh) | 用於製作在多晶碳化矽載體底材上包括單晶碳化矽薄層之複合結構之方法 | |
| TW202247252A (zh) | 用於製作在載體底材上包含單晶半導體製薄層之複合結構之方法 | |
| TW202301554A (zh) | 用於製作碳化矽基半導體結構及中間複合結構之方法 | |
| TW202320128A (zh) | 在多晶碳化矽製載體底材上包含單晶碳化矽製工作層之複合結構及其製作方法 |