TW202145487A - 扇出型矽中介物 - Google Patents
扇出型矽中介物 Download PDFInfo
- Publication number
- TW202145487A TW202145487A TW110100065A TW110100065A TW202145487A TW 202145487 A TW202145487 A TW 202145487A TW 110100065 A TW110100065 A TW 110100065A TW 110100065 A TW110100065 A TW 110100065A TW 202145487 A TW202145487 A TW 202145487A
- Authority
- TW
- Taiwan
- Prior art keywords
- die
- package
- array
- emc
- interposer
- Prior art date
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 117
- 239000010703 silicon Substances 0.000 title claims abstract description 117
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 107
- 239000000758 substrate Substances 0.000 claims abstract description 145
- 229910052751 metal Inorganic materials 0.000 claims abstract description 128
- 239000002184 metal Substances 0.000 claims abstract description 128
- 239000008393 encapsulating agent Substances 0.000 claims description 9
- 229920006336 epoxy molding compound Polymers 0.000 abstract description 98
- 239000004065 semiconductor Substances 0.000 abstract description 72
- 238000000034 method Methods 0.000 abstract description 48
- 230000008569 process Effects 0.000 abstract description 29
- 239000010410 layer Substances 0.000 description 134
- 239000000463 material Substances 0.000 description 70
- 229910000679 solder Inorganic materials 0.000 description 44
- 239000003989 dielectric material Substances 0.000 description 29
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 21
- 229910052802 copper Inorganic materials 0.000 description 21
- 239000010949 copper Substances 0.000 description 21
- 239000011159 matrix material Substances 0.000 description 21
- 229920002120 photoresistant polymer Polymers 0.000 description 21
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 16
- 239000012790 adhesive layer Substances 0.000 description 14
- 238000012545 processing Methods 0.000 description 12
- 238000005530 etching Methods 0.000 description 10
- 239000000853 adhesive Substances 0.000 description 9
- 230000001070 adhesive effect Effects 0.000 description 9
- 238000005538 encapsulation Methods 0.000 description 8
- 229910052759 nickel Inorganic materials 0.000 description 8
- 239000004593 Epoxy Substances 0.000 description 7
- 125000006850 spacer group Chemical group 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 239000011521 glass Substances 0.000 description 6
- 239000004820 Pressure-sensitive adhesive Substances 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 238000004380 ashing Methods 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 239000004020 conductor Substances 0.000 description 5
- 238000009826 distribution Methods 0.000 description 5
- 239000002861 polymer material Substances 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 239000004642 Polyimide Substances 0.000 description 4
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 238000000137 annealing Methods 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 4
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 239000011295 pitch Substances 0.000 description 4
- 229920002577 polybenzoxazole Polymers 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 239000007787 solid Substances 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 238000009713 electroplating Methods 0.000 description 3
- 239000000945 filler Substances 0.000 description 3
- 229920006267 polyester film Polymers 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- 239000012780 transparent material Substances 0.000 description 3
- RKUAZJIXKHPFRK-UHFFFAOYSA-N 1,3,5-trichloro-2-(2,4-dichlorophenyl)benzene Chemical compound ClC1=CC(Cl)=CC=C1C1=C(Cl)C=C(Cl)C=C1Cl RKUAZJIXKHPFRK-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000007493 shaping process Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000005388 borosilicate glass Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 230000008570 general process Effects 0.000 description 1
- LNEPOXFFQSENCJ-UHFFFAOYSA-N haloperidol Chemical compound C1CC(O)(C=2C=CC(Cl)=CC=2)CCN1CCCC(=O)C1=CC=C(F)C=C1 LNEPOXFFQSENCJ-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 239000004848 polyfunctional curative Substances 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49872—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials the conductive materials containing semiconductor material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
一種扇出型矽中介物及包括其的晶片封裝結構,其形成方法包括:形成穿過矽基底的矽穿孔結構的陣列,且在矽穿孔結構的陣列的後側表面上形成封裝側金屬接墊。在載體基底之上設置矽基底,並在矽基底周圍形成環氧模制化合物中介物框架。在矽基底及環氧模制化合物中介物框架之上形成晶粒側重佈線結構,並將至少一個半導體晶粒貼合到晶粒側重佈線結構。從封裝側金屬接墊下方移除載體基底。在封裝側金屬接墊及環氧模制化合物中介物框架上形成封裝側重佈線結構。封裝側重佈內連線與封裝側金屬接墊之間的覆疊容差由於封裝側金屬接墊的面積增大而增大。
Description
本發明是有關於一種扇出型矽中介物。
在製造扇出型晶圓級封裝(fan-out wafer level package,FOWLP)期間,在形成環氧模制化合物(epoxy molding compound,EMC)框架及重佈線層之前使用拾放操作來對晶粒或中介物進行定位。所述拾放操作是在放置大約5微米或大於5微米的晶粒或中介物期間可能會造成側向上的變化的機械操作。由於基底穿孔結構的節距接近大約10微米的尺寸,因此拾放操作期間的放置誤差可導致基底穿孔結構與重佈線層之間出現有缺陷的電連接,且因此在包裝半導體晶粒期間導致良率損失。
本發明實施例提供一種扇出型矽中介物,其包括:橋接晶粒,包括延伸穿過矽基底的矽穿孔結構的陣列;包封體中介物框架,在側向上環繞橋接晶粒;晶粒側重佈線結構,包括晶粒側接合墊;封裝側金屬接墊,接觸矽穿孔結構的陣列的封裝側端面;以及封裝側重佈線結構,在晶粒側重佈線結構相對於橋接晶粒的相對側處位於封裝側金屬接墊上。
本發明實施例提供一種扇出型矽中介物,其包括:橋接晶粒,包括矽穿孔(TSV)結構的陣列;封裝側金屬接墊,接觸矽穿孔結構的陣列的端面;包封體中介物框架,在側向上環繞橋接晶粒;積體扇出型穿孔(TIV)結構,垂直地延伸穿過包封體中介物框架;封裝側重佈線結構,位於封裝側金屬接墊上;以及晶粒側重佈線結構,電連接到TSV結構的陣列且包括晶粒側接合墊。
本發明實施例提供一種形成晶片封裝結構的方法,其包括:形成穿過矽基底的上部部分的通孔結構;在所述通孔結構上方形成晶粒側金屬內連線結構;通過薄化所述矽基底的後側來形成穿過矽基底的矽穿孔(TSV)結構的陣列,其中所述通孔結構豎直地延伸穿過經薄化的所述矽基底的整個厚度,以成為所述矽穿孔結構的陣列;在矽穿孔結構的陣列的後側表面上形成封裝側金屬接墊,由此形成橋接晶粒;將橋接晶粒設置在載體基底上,使得封裝側金屬接墊比矽穿孔結構更接近載體基底;在橋接晶粒周圍及在載體基底之上形成包封體中介物框架;在橋接晶粒及包封體中介物框架之上形成晶粒側重佈線結構;以及將至少一個半導體晶粒貼合到晶粒側重佈線結構。
以下公開內容提供諸多不同的實施例或實例以實施所提供主題的不同特徵。下文闡述元件及排列的具體實例以簡化本公開。當然,這些僅是實例並不旨在進行限制。舉例來說,在以下說明中,第一特徵形成在第二特徵之上或形成在第二特徵上可包括第一特徵與第二特徵形成為直接接觸的實施例,且還可包括其中在第一特徵與第二特徵之間可形成額外特徵以使得所述第一特徵與所述第二特徵可不直接接觸的實施例。另外,本公開可在各種實例中重複使用參考編號和/或字母。此重複是出於簡明及清晰目的,而並非自身指示所論述的各種實施例和/或配置之間的關係。
此外,為便於說明起見,本文中可使用例如“在…下面(beneath)”、“在…下方(below)”、“下部的(lower)”、“在…上方(above)”、“上部的(upper)”等空間相對性用語來闡述圖中所說明的一個元件或特徵與另一(其他)元件或特徵之間的關係。除圖中所繪示的定向之外,所述空間相對性用語還旨在囊括器件在使用或操作中的不同定向。可以其他方式對設備進行定向(旋轉90度或處於其他定向),且同樣地可據此對本文中所使用的空間相對性描述語加以解釋。除非明確陳述,否則認定具有相同參考編號的各元件具有相同的材料組成且具有處於同一厚度範圍內的厚度。
本公開涉及半導體器件,且確切來說涉及含有矽中介物的晶片封裝結構及其形成方法,所述矽中介物包括基底穿孔結構且具有增大的覆疊容差(overlay tolerance)。
通常,本公開的方法及結構可用於提供在組裝期間在將橋接晶粒放置在載體晶圓上期間不容易受覆疊變化影響的扇出型矽中介物。橋接晶粒包括矽穿孔(through-silicon via,TSV)結構陣列及封裝側金屬接墊,所述封裝側金屬接墊接觸TSV結構的陣列的封裝側端面(end surface)。封裝側金屬接墊提供比TSV結構的端面更大的面積,以使得即使在將橋接晶粒放置到晶圓載體以形成重構晶圓期間可能會出現大的覆疊變化,封裝側重佈線結構與封裝側金屬接墊的對齊也不容易發生意外電斷開(電連接斷開)或意外電短路(電連接)。包封體中介物框架(例如,環氧模制化合物(EMC)中介物框架)在側向上環繞重構晶圓中的每一橋接晶粒,可對所述重構晶圓進行處理以在一側上形成晶粒側重佈線結構。可將至少一個半導體晶粒貼合到每一重構晶圓,且隨後可剝除載體晶圓。封裝側重佈線結構可在重構晶圓上直接形成在封裝側金屬接墊上,這可由於介於中間的封裝側金屬接墊而使得封裝側重佈內連線與TSV結構的陣列之間的覆疊變化的容差增大。扇出型矽中介物可形成在至少一個半導體晶粒的每一集合上。可對重構晶圓進行切割以將扇出型矽中介物與至少一個半導體晶粒的貼合集合的每一組合單體化。可通過使用封裝側金屬接墊提高扇出型矽中介物的製程良率及可靠性。現在參考附圖闡述本公開實施例的方法及結構的各個方面。
參考圖1A,根據本發明實施例說明用於形成橋接晶粒的結構。橋接晶粒是包括矽基底410及前側絕緣層420的中介物結構,所述前側絕緣層420形成於矽基底410的前側表面上。前側絕緣層420包括絕緣材料,例如氧化矽,且可通過沉積介電材料或者通過對矽基底410的表面部分進行熱氧化來形成。矽基底410的厚度可在20奈米至400奈米的範圍內,但也可使用更小或更大的厚度。可形成垂直地延伸至矽基底410中的導電結構。此種導電結構包括基底穿孔結構414。基底穿孔結構414被相應的基底貫通絕緣間隔件412環繞。可首先在矽基底410內以通孔結構形式形成基底穿孔結構414,其中所述通孔結構的垂直尺寸小於矽基底410的厚度。隨後,可移除矽基底410的後側,以使得矽基底410在薄化之後的厚度小於基底穿孔結構414的厚度,從而為基底穿孔結構414提供“基底貫通”配置。
首先提供的矽基底410可以是直徑為150 mm、200 mm、300 mm或450 mm且厚度處於675微米到825微米範圍內的可買到的矽晶圓。矽基底410可包含原子濃度小於1.0 × 1014
/cm3
的電摻雜物(例如,p型摻雜物或n型摻雜物),以提供低導電性且將可能由電感耦合誘發的渦電流最小化,所述電感耦合是由往來於將在隨後接近地放置的半導體晶粒或重佈內連線或者位於所述半導體晶粒或重佈內連線之間的高頻率電訊號所致。
矽基底410可包括晶粒區域的二維陣列(例如,矩形陣列)。每一晶粒區域可對應于可隨後形成的橋接晶粒的區域。可在矽基底410的每一晶粒區域內形成深度大於20微米的深溝槽的陣列。舉例來說,可在前側絕緣層420上形成硬罩幕層(例如,氮化矽層和/或硼矽酸鹽玻璃層),且可將光阻層施加在硬罩幕層之上。可以微影方式將所述光阻層圖案化以形成穿過所述光阻層的開口的陣列,且可將開口的圖案轉移到硬罩幕層中。可實行使用硬罩幕(且可選地,使用經圖案化的光阻層)作為蝕刻罩幕的非等向性蝕刻以形成延伸穿過前側絕緣層420且從矽基底410的前側表面朝矽基底410的後側垂直地延伸的深溝槽。光阻層可在非等向性蝕刻製程期間被消耗掉,且可隨後例如使用濕式蝕刻製程移除硬罩幕層。在本文中被稱為深溝槽的開口的陣列垂直地延伸穿過前側絕緣層420且從矽基底410的前側表面朝矽基底410的後側表面垂直地延伸。
深溝槽的深度可處於10微米到100微米(例如20微米到60微米)範圍內,但也可使用更小及更大的深度。每一深溝槽的最大側向尺寸(例如直徑)可處於3微米到30微米(例如6微米到15微米)範圍內,但也可使用更小及更大的最大側向尺寸。通常,深溝槽的最大側向尺寸被選擇成足夠大以使得能在矽基底410中進行深蝕刻,且被選擇成足夠小以使得基底貫通絕緣間隔件412與基底穿孔(through-substrate via,TSV)結構414的組合能填充深溝槽。深溝槽可被形成為具有一維週期性的行(即,一維陣列),或可被形成為二維陣列,所述二維陣列可以是週期性二維陣列(例如,矩形陣列或六邊陣列)。相鄰的成對深溝槽之間的中心到中心距離可處於6微米到60微米範圍內。
參照圖1B,在前側絕緣層420及TSV結構414的陣列之上沉積晶粒側介電材料層426。晶粒側介電材料層426的每一層可包括介電材料,例如氧化矽、多孔性或無孔有機矽玻璃、碳氮化矽、氮化矽或其他一些本領域熟知的內連層介電材料。晶粒側介電材料層426的總厚度的範圍可為200奈米至10000奈米,例如是400奈米至5000奈米,但也可使用更小或更大的厚度。
可在晶粒側介電材料層426內形成晶粒側金屬內連線結構424。晶粒側金屬內連線結構424的形成例如包括:在晶粒側介電材料層的每一層級處形成線路腔(line cavity)、通孔腔和/或整合式的線路與通孔腔;在位於每一層級處的各種腔中沉積至少一種導電材料;並將位於每一層級處的所述至少一種導電材料平坦化。晶粒側金屬內連線結構424可包括金屬線結構、金屬通孔結構、金屬接墊結構和/或整合式金屬線與通孔結構。可執行後段製程(Back-end-of-line;BEOL)處理步驟在晶粒側介電材料層426中形成晶粒側金屬內連線結構424。後段製程處理步驟例如是深紫外(deep ultraviolet;DUV)微影與雙鑲嵌金屬沉積以及平坦化製程。晶粒側介電材料層426中的金屬線的線寬可處於50奈米至500奈米的範圍內,例如是100奈米至250奈米,但也可使用更小或更大的寬度。最小節距(minimum-pitch)的線路之間的間距(spacing)可處於50奈米至500奈米的範圍內,例如是100奈米至250奈米,但也可使用更小或更大的寬度。晶粒側金屬接墊428可形成在晶粒側介電材料層426的最頂部層級處。在一個實施例中,晶粒側金屬接墊428可包括可用作微凸塊的銅接墊或銅柱。在一個實施例中,晶粒側金屬接墊428可具有處於10微米到50微米範圍內的最大側向尺寸(例如,直徑),且可具有處於5微米到50微米範圍內的高度。
參考圖1C,可將載體基底300貼合到圖1B所示結構的前側表面,圖1B所示結構的前側表面包括晶粒側金屬接墊428的表面。可使用粘合層301將載體基底300貼合到晶粒側金屬接墊428的表面。載體基底300可與矽基底410具有相同的大小。
在一個實施例中,載體基底300可包含光學透明材料,例如玻璃或藍寶石。在這些實施例中,粘合層301可包括光熱轉換(light-to-heat conversion,LTHC)層,所述光熱轉換層可沉積在包括晶粒側金屬接墊428的頂表面及晶粒側介電材料層426的頂表面的平坦表面上。LTHC層是使用旋轉塗佈方法施加的溶劑型塗層,且形成將紫外線光轉換成熱量以致使材料失去粘性的層。舉例來說,LTHC層可包括可從3M公司®買到的光熱轉換(LTHC)釋放塗層油墨™。作為另外一種選擇,粘合層301可包含熱分解粘合材料。舉例來說,粘合層301可包含在高溫下分解的丙烯酸壓敏粘合劑。熱分解粘合材料的剝離溫度可處於150度到200度範圍內。
參考圖1D,可將矽基底410的後側薄化,直到在實體上暴露出TSV結構414的底表面。可例如通過研磨、拋光、等向性蝕刻製程、非等向性蝕刻製程或其組合來達成矽基底410的薄化。舉例來說,可使用研磨製程、等向性蝕刻製程及拋光製程的組合將矽基底410的後側薄化。矽基底410在薄化之後的厚度可處於10微米到100微米(例如20微米到60微米)範圍內。矽基底410在薄化之後的厚度足夠厚以使得矽基底410在薄化之後具備足夠的機械強度,且足夠薄以在實體上暴露出TSV結構414的後側表面(即,底表面)。
參考圖1E,矽基底410的後側表面可相對於TSV結構414的在實體上暴露的端面及在側向上環繞相應TSV結構414的基底貫通絕緣間隔件412的圓柱形部分而在垂直方向上凹陷。在一個實施例中,可使用相對於TSV結構414的金屬材料及基底貫通絕緣間隔件412的介電材料而選擇性地蝕刻矽基底410中的矽的濕式蝕刻製程。在示例性實例中,使用氫氧化鉀(KOH)溶液的濕式蝕刻製程可用於使矽基底410的後側表面在垂直方向上凹陷。矽基底410的後側表面的垂直凹陷距離可處於100 nm到1,000 nm(例如200 nm到500 nm)範圍內,但也可使用更小及更大的垂直凹陷距離。
參考圖1F,可在矽基底410的凹陷的後側表面之上且在TSV結構414的在實體上暴露的端面之上沉積至少一種介電材料,例如氮化矽和/或氧化矽。可例如通過化學機械平坦化將所述至少一種介電材料平坦化,以在實體上暴露出TSV結構414的端面。所述至少一種介電材料的剩餘部分形成後側絕緣層431。後側絕緣層431的在實體上暴露的水平表面可與TSV結構414的在實體上暴露的端面位於同一水平面內。後側絕緣層431的厚度可處於100 nm到1,000 nm(例如200 nm到500 nm)範圍內,但也可使用更小及更大的厚度。
可在後側絕緣層431以及TSV結構414的陣列之上沉積封裝側介電材料層432。封裝側介電材料層432可包含介電材料,例如氧化矽、多孔或無孔有機矽酸鹽玻璃、氮化矽碳、氮化矽或本領域中已知的任何其他內連線層級介電材料。封裝側介電材料層432的厚度可處於200 nm到10,000 nm(例如400 nm到5,000 nm)範圍內,但也可使用更小及更大的厚度。
封裝側金屬接墊438可被形成為穿過位於TSV結構414的陣列的後側表面上的後側絕緣層431。在一個實施例中,封裝側金屬接墊438可包括可用作微凸塊的銅接墊或銅柱。在一個實施例中,封裝側金屬接墊438可具有處於10微米到50微米範圍內的最大側向尺寸(例如直徑),且可具有處於5微米到50微米範圍內的高度。
參考圖1G,可例如通過紫外線輻射或通過在剝離溫度下進行熱退火來使粘合層301分解。在載體基底300包含光學透明材料且粘合層301包括LTHC層的實施例中,可通過使紫外線光照射透過透明載體基底來使粘合層分解。LTHC層可吸收紫外線輻射並產生熱量,這會使LTHC層的材料分解且使得從包括矽基底410的總成剝除透明載體基底。在粘合層301包含熱分解粘合材料的實施例中,可在剝離溫度下實行熱退火製程以將包括矽基底410的總成從載體基底300剝除。可從矽基底410、TSV結構414、基底貫通絕緣間隔件412、後側絕緣層431、晶粒側金屬接墊428、晶粒側介電材料層426、封裝側金屬接墊438及封裝側介電材料層432的總成剝除載體基底300。隨後,可通過沿著鋸切溝道執行鋸切製程來鋸切包括矽基底410的所述總成。鋸切溝道被示意性地表示為虛線。鋸切溝道對應于相鄰的成對晶粒區域DA之間的邊界。
參考圖1H,包括矽基底410的總成的每一經鋸切部分構成橋接晶粒405。可將晶粒貼合膜(DAF)321貼合到每一橋接晶粒405的封裝側金屬接墊438及封裝側介電材料層432的在實體上暴露的平坦表面。在替代實施例中,在將包括矽基底410的總成鋸切成橋接晶粒405之前,可將DAF 321施加到封裝側金屬接墊438的平坦表面及封裝側介電材料層432的平坦表面。
在一個實施例中,可使用雙側熱釋放膠帶(double-side thermal release tape)來提供DAF 321。舉例來說,可將雙側熱釋放膠帶設置為五層式堆疊,所述五層式堆疊包括第一釋放襯墊、壓敏粘合劑、聚酯膜、熱釋放粘合劑及第二釋放襯墊。第一釋放襯墊可被剝離並廢棄,且可通過下壓將DAF 321的壓敏粘合劑貼合到封裝側金屬接墊438的在實體上暴露的平坦表面及封裝側介電材料層432的在實體上暴露的平坦表面。隨後可移除第二釋放層。DAF可包括自下而上包含壓敏粘合劑、聚酯膜及熱釋放粘合劑的堆疊。在示例性實例中,壓敏粘合劑的厚度可為約10微米,聚酯膜的厚度可處於50微米到100微米範圍內,且熱釋放粘合劑的厚度可處於30微米到60微米範圍內。熱釋放粘合劑的剝離溫度可為約170攝氏度。可買到的雙側熱釋放膠帶的實例是由日東電工(Nitto Denko™)提供的Revalpha™。每一橋接晶粒405可包括矽基底410、TSV結構414、基底貫通絕緣間隔件412、後側絕緣層431、晶粒側金屬接墊428、晶粒側介電材料層426、封裝側金屬接墊438、封裝側介電材料層432及DAF 321。如上文所論述,在一些實施例中,封裝側介電材料層432與後側絕緣層431可為一體式結構(unitary structure)。每一DAF 321的第一表面可貼合到相應的橋接晶粒405的封裝側金屬接墊438。
參考圖2A到圖2C,示出第一載體基底350,第一載體基底350可以是透明載體基底(例如,玻璃基底或藍寶石基底)。在一個實施例中,第一載體基底350可具有處於150 mm到450 mm範圍內的直徑,或可被設置為面板,例如矩形面板。可在第一載體基底350之上形成犧牲基質層360。犧牲基質層360可包含可相對於第一載體基底350的材料而被選擇性移除的材料。舉例來說,如果第一載體基底350包含透明介電材料或金屬,則犧牲基質層360可包含例如多晶矽等半導體材料、或聚合物材料。犧牲基質層360的厚度可與橋接晶粒405的厚度大約相同。舉例來說,犧牲基質層360的厚度可處於50微米到400微米(例如100微米到200微米)範圍內,但也可使用更小及更大的厚度。
可在犧牲基質層360的頂表面之上施加光阻層(未示出),且可以微影方式將所述光阻層圖案化,以在每一晶粒區域DA內形成開口的陣列。晶粒區域DA可被排列為跨越第一載體基底350的矩形週期性陣列。每一晶粒區域DA內的開口圖案可被排列成使得所述開口在側向上環繞隨後將放置有橋接晶粒405的區域。可使用相對於第一載體基底350的材料而選擇性蝕刻犧牲基質層360的材料的非等向性蝕刻製程來將光阻層中的開口圖案轉移至犧牲基質層360中。可在每一晶粒區域內形成穿過犧牲基質層360的通孔腔359的陣列。隨後,可例如通過灰化移除光阻層。
在一個實施例中,每一晶粒區域DA內的通孔腔359可被排列成使得通孔腔359在側向上環繞矩形區域,所述矩形區域的尺寸大於在圖1G的處理步驟處提供的橋接晶粒的尺寸。每一通孔腔359的側向尺寸(例如直徑)可處於10微米到120微米(例如20微米到60微米)範圍內,但也可使用更小及更大的側向尺寸。
參考圖3A到3C,可在穿過犧牲基質層360的通孔腔359中沉積至少一種導電材料,例如金屬氮化物襯墊材料(例如TiN、TaN、WN或其組合)與金屬填充材料(例如W、Mo、Co、Ru、Cu或任何其他過渡金屬)的組合。可通過執行平坦化製程(例如,化學機械平坦化製程)從包括犧牲基質層360的頂表面的水平面上方移除所述至少一種導電材料的多餘部分。所述至少一種導電材料的填充通孔腔359的剩餘部分構成積體扇出型穿孔(through-integrated-fan-out via,TIV)結構486,所述TIV結構486是垂直地延伸穿過將在隨後完成的扇出型矽中介物的導電通孔結構。
隨後,可相對於第一載體基底350及TIV結構486選擇性地移除犧牲基質層360。舉例來說,如果第一載體基底350包括玻璃基底或藍寶石基底,且如果犧牲基質層360包含例如多晶矽等半導體材料,則可實行使用KOH溶液的濕式蝕刻製程來相對於第一載體基底350及TIV結構486選擇性地移除犧牲基質層360。
參考圖4A到圖4C,可將在圖1G的處理步驟處提供的橋接晶粒405貼合到第一載體基底350,以使得DAF 321接觸第一載體基底350的頂表面。可將每一DAF 321的第二表面貼合到第一載體基底350。每一橋接晶粒405可放置在相應的晶粒區域DA內,且可在側向上被TIV結構486的相應陣列環繞。每一橋接晶粒405可設置在第一載體基底350之上,以使得封裝側金屬接墊438比TSV結構414更接近第一載體基底350中介物。
可使用拾放設備將橋接晶粒405放置在第一載體基底350上。在放置有橋接晶粒405的晶粒區域DA內橋接晶粒405與TIV結構486的陣列在對齊上的覆疊變化(overlay variation)由放置橋接晶粒405的拾放設備的覆疊準確性(overlay accuracy)來決定。典型的可買到拾放設備提供大約5微米的覆疊變化,但更昂貴的拾放設備可提供更小的覆疊變化。可通過相應的DAF 321將每一橋接晶粒405貼合到第一載體基底350。
參考圖5,可將包封體(例如環氧模制化合物(epoxy molding compound, EMC))施加到橋接晶粒405與TIV結構486之間的間隙。EMC包括含有環氧樹脂的化合物,所述含有環氧樹脂的化合物可被硬化(即固化)以提供具有足夠的硬度及機械強度的介電材料部分。EMC可包括環氧樹脂、硬化劑、二氧化矽(作為填料材料)及其他添加劑。可根據黏滯性(viscosity)及流動性而以液體形式或以固體形式提供EMC。液體EMC通常提供更好的操控性(better handling)、良好的流動性、更少的空隙、更好的填充性及更少的流痕。固體EMC通常提供更小的固化收縮(cure shrinkage)、更好的堅挺性(stand-off)以及更小的晶粒漂移(drift)。EMC內的高填料含量(例如重量百分比為85%)可縮短模制時間、降低模制收縮且減小模制翹曲。EMC中均勻的填料尺寸分佈可減少流痕且可增強流動性。EMC的固化溫度可低於DAF 321的釋放(剝離)溫度。舉例來說,EMC的固化溫度可處於125℃到150℃範圍內。
可在固化溫度下將EMC固化以形成EMC基質(matrix),所述EMC基質在側向上包圍橋接晶粒405及TIV結構486中的每一者。EMC基質包括彼此在側向上鄰接的多個環氧模制化合物(EMC)中介物框架460。每一EMC中介物框架460位於相應的晶粒區域DA內,並且在側向上環繞相應的橋接晶粒405及TIV結構486的相應陣列且可形成在相應的橋接晶粒405及TIV結構486的相應陣列周圍。可通過平坦化製程從包括橋接晶粒405的頂表面及TIV結構486的頂表面的水平面上方移除EMC的多餘部分,所述平坦化製程可使用化學機械平坦化。
參考圖6,可在橋接晶粒405及TIV結構486上形成晶粒側重佈線結構470。具體來說,可在包括橋接晶粒405、EMC中介物框架460及TIV結構486的總成的每一晶粒區域DA內形成晶粒側重佈線結構470。晶粒側重佈線結構470是相對於橋接晶粒405、EMC中介物框架460及TIV結構486的總成而形成在晶粒側(即,面向將在隨後貼合的半導體晶粒的一側)的重佈線結構。
每一晶粒側重佈線結構470可包括晶粒側重佈線介電層472、晶粒側重佈內連線(redistribution wiring interconnect)474及晶粒側接合墊478。晶粒側重佈線介電層472包含相應的介電聚合物材料,例如聚醯亞胺(polyimide,PI)、苯並環丁烯(benzocyclobutene,BCB)或聚苯並二惡唑(polybenzobisoxazole,PBO)。可通過旋轉塗佈並烘乾相應的介電聚合物材料來形成每一晶粒側重佈線介電層472。每一晶粒側重佈線介電層472的厚度可處於2微米到40微米(例如4微米到20微米)範圍內。可例如通過以下方式將每一晶粒側重佈線介電層472圖案化:在每一晶粒側重佈線介電層472上方施加相應的光阻層並將所述相應的光阻層圖案化,並且使用蝕刻製程(例如,非等向性蝕刻製程)將光阻層中的圖案轉移到晶粒側重佈線介電層472中。隨後,可例如通過灰化移除光阻層。
可通過以下方式形成晶粒側重佈內連線474及晶粒側接合墊478中的每一者:通過濺鍍來沉積金屬晶種層;在金屬晶種層之上施加光阻層並將所述光阻層圖案化以形成穿過所述光阻層的開口的圖案;電鍍金屬填充材料(例如,銅、鎳、或銅與鎳的堆疊);移除光阻層(例如通過灰化);及蝕刻金屬晶種層的位於經電鍍金屬填充材料部分之間的部分。金屬晶種層可包括例如鈦阻障層及銅晶種層的堆疊。鈦阻障層可具有處於50 nm到300 nm範圍內的厚度,且銅晶種層可具有100 nm到500 nm範圍內的厚度。用於晶粒側重佈內連線474的金屬填充材料可包括銅、鎳、或銅與鎳。為形成每一晶粒側重佈內連線474而沉積的金屬填充材料的厚度可處於2微米到40微米(例如4微米到10微米)範圍內,但也可使用更小或更大的厚度。每一晶粒側重佈線結構470中的配線層級(即,晶粒側重佈內連線474的層級)的總數目可處於1到10範圍內。
晶粒側接合墊478的金屬填充材料可包括銅。為形成晶粒側接合墊478而沉積的金屬填充材料的厚度可處於5微米到100微米範圍內,但也可使用更小或更大的厚度。晶粒側接合墊478可具有矩形、圓角矩形或圓形的水平橫截面形狀。如果晶粒側接合墊478形成為受控塌陷晶片連接(controlled collapse chip connection,C4)接墊,則晶粒側接合墊478的厚度可處於5微米到50微米範圍內,但也可使用更小或更大的厚度。作為另外一種選擇,晶粒側接合墊478可被配置成用於進行微凸塊接合(即C2接合),且可具有處於30微米到100微米範圍內的厚度,但也可使用更小或更大的厚度。在此種實施例中,晶粒側接合墊478可被形成為側向尺寸處於10微米到25微米範圍內且節距處於20微米到50微米範圍內的微凸塊(例如銅柱)的陣列。
參考圖7,可將焊料材料部分490貼合到晶粒側接合墊478。在晶粒側接合墊478包括C4接合墊的實施例中,焊料材料部分490可以是C4焊料球,即呈球形狀的可用於進行C4接合的焊料材料部分。在晶粒側接合墊478包括用於進行C2接合的微凸塊的陣列的實施例中,焊料材料部分490可以是焊料頂蓋,所述焊料頂蓋潤濕(wet)相應微凸塊的整個平坦端面且具有大體半球形的形狀。在一個實施例中,焊料材料部分490可包括圓柱形銅柱的陣列,所述圓柱形銅柱各自具有直徑處於10微米到25微米範圍內的圓形的水平橫截面形狀。雖然使用以球形C4焊料球表示焊料材料部分490的實施例闡述本公開,但焊料材料部分490是具有半球形狀的焊料頂蓋的實施例顯然涵蓋在本文中。
參考圖8,可將至少一個半導體晶粒(701、702)貼合到每一晶粒側重佈線結構470,所述每一晶粒側重佈線結構470位於相應的晶粒區域DA內。因此,至少一個半導體晶粒(701、702)可電連接到位於相應的晶粒區域DA內的相應的橋接晶粒405。每一半導體晶粒(701、702)可通過焊料材料部分490的相應子集接合到晶粒側接合墊478的相應子集。在一個實施例中,至少一個半導體晶粒(701、702)可通過微凸塊的陣列貼合到晶粒側重佈線結構470。在一個實施例中,多個半導體晶粒(701、702)可經由一個微凸塊的陣列或經由多個微凸塊的陣列貼合到晶粒側重佈線結構470。在此種實施例中,半導體晶粒(701、702)中的至少一者包括節距與晶粒側接合墊478相同的微凸塊778的陣列,晶粒側接合墊478包括另一微凸塊的陣列。可在將半導體晶粒(701、702)中的至少一者的每一微凸塊778的陣列設置在焊料材料部分490的陣列之上之後實行對焊料材料部分490進行回焊的C2接合製程。
可在每一經接合的焊料材料部分490的陣列周圍形成至少一個底部填充材料部分492。可通過在對焊料材料部分490進行回焊之後在焊料材料部分490的陣列周圍注入底部填充材料來形成每一底部填充材料部分492。可使用任何已知的底部填充材料施加方法,所述底部填充材料施加方法可以是例如毛細底部填充方法、模制式底部填充方法或印刷式底部填充方法。在一個實施例中,可將多個半導體晶粒(701、702)貼合到每一晶粒區域DA內的晶粒側重佈線結構470,且單個底部填充材料部分492可在所述多個半導體晶粒(701、702)下方連續地延伸。
所述至少一個半導體晶粒(701、702)可包括本領域中已知的任何半導體晶粒。在一個實施例中,所述至少一個半導體晶粒(701、702)可包括系統晶片(system-on-chip,SoC)晶粒,例如應用處理器晶粒。在一個實施例中,所述至少一個半導體晶粒(701、702)可包括多個半導體晶粒(701、702)。在一個實施例中,所述多個半導體晶粒(701、702)可包括第一半導體晶粒701及至少一個第二半導體晶粒702。在一個實施例中,所述第一半導體晶粒701可以是中央處理單元晶粒,且所述至少一個第二半導體晶粒702可包括圖形處理單元(graphic processing unit,GPU)晶粒。在另一實施例中,第一半導體晶粒701可包括系統晶片(SoC)晶粒,且所述至少一個第二半導體晶粒702可包括至少一個高頻寬記憶體(high bandwidth memory,HBM)晶粒,所述至少一個高頻寬記憶體晶粒中的每一者包括靜態隨機存取記憶體晶粒的垂直堆疊且提供在電子器件工程聯合委員會(Joint Electron Device Engineering Council,JEDEC)標準(即,由JEDEC固態技術協會界定的標準)下界定的高頻寬。貼合到晶粒側重佈線結構470的半導體晶粒(701、702)的頂表面可位於同一水平面內。
晶粒側金屬內連線結構424可用作半導體晶粒(701、702)之間的高速晶粒間導電路徑的區段。具體來說,可採用晶粒側重佈內連線474與晶粒側金屬內連線結構424的組合來達成半導體晶粒(701、702)之間的高速訊號傳輸。在一個實施例中,半導體晶粒(701、702)可包括系統晶片(SoC)晶粒及至少一個高頻寬記憶體晶粒,且可採用晶粒側重佈內連線474與晶粒側金屬內連線結構424的組合來提供系統晶片晶粒與所述至少一個高頻寬記憶體晶粒之間的高速通信。另外或作為另外一種選擇,在一個實施例中,半導體晶粒(701、702)可包括圖形處理單元(GPU)及至少一個高頻寬記憶體晶粒,且可採用晶粒側重佈內連線474與晶粒側金屬內連線結構424的組合來提供圖形處理單元與所述至少一個高頻寬記憶體晶粒之間的高速通信。
參考圖9,將另一包封體(例如環氧模制化合物(EMC))施加到半導體晶粒(701、702)之間的間隙。在此處理步驟處施加的EMC可使用可用于形成上文所述的EMC中介物框架460的EMC材料中的任一種。在固化溫度下將EMC固化,以形成在側向上包圍半導體晶粒(701、702)中的每一者的EMC基質。EMC基質包括彼此在側向上鄰接的多個環氧模制化合物(EMC)晶粒框架760。每一EMC晶粒框架760位於相應的晶粒區域DA內,且在側向上環繞接合到下伏晶粒側重佈線結構470的至少一個半導體晶粒(701、702)的相應集合且可形成在所述至少一個半導體晶粒(701、702)的相應集合周圍。可通過平坦化製程從包括半導體晶粒(701、702)的頂表面的水平面上方移除EMC的多餘部分,所述平坦化製程可使用化學機械平坦化。通常,每一EMC晶粒框架760在側向上環繞至少一個半導體晶粒(701、702)。
參考圖10,可將第二載體基底370貼合到半導體晶粒(701、702)及EMC晶粒框架760。可使用適合的臨時粘合層371。如果第二載體基底370包含光學透明材料,則臨時粘合層371可包括光熱轉換(LTHC)層。作為另外一種選擇,臨時粘合層371可包含熱去活化(thermally deactivated)粘合材料。隨後,可例如通過在將熱釋放粘合劑去活化的溫度下實行熱退火製程來剝離橋接晶粒405與第一載體基底350之間的晶粒貼合膜321。一旦剝離晶粒貼合膜321,則可例如通過劈裂(cleave)從包括橋接晶粒405、EMC中介物框架460、晶粒側重佈線結構470及半導體晶粒(701、702)的總成剝除第一載體基底350。
參考圖11,可例如通過濕式清潔製程來移除晶粒貼合膜321。橋接晶粒405的在實體上暴露的表面可在垂直方向上從包括EMC中介物框架460的水平表面及TIV結構486的水平表面的水平面凹陷達垂直凹陷距離,所述垂直凹陷距離可與晶粒貼合膜321在移除之前的厚度相同。舉例來說,所述垂直凹陷距離可處於50微米到200微米範圍內。
可在橋接晶粒405、EMC中介物框架460及TIV結構486上形成封裝側重佈線結構440。具體來說,封裝側重佈線結構440可形成在包括橋接晶粒405、EMC中介物框架460及TIV結構486的總成的每一晶粒區域DA內。封裝側重佈線結構440是相對於橋接晶粒405、EMC中介物框架460及TIV結構486的總成而形成在基底側(即,面向將在隨後貼合的封裝基底的一側)上的重佈線結構。
每一封裝側重佈線結構440可包括封裝側重佈線介電層442、封裝側重佈內連線444及封裝側接合墊448。封裝側重佈線介電層442包含相應的介電聚合物材料,例如聚醯亞胺(PI)、苯並環丁烯(BCB)或聚苯並二惡唑(PBO)。可通過旋轉塗佈並烘乾相應的介電聚合物材料來形成每一封裝側重佈線介電層442。每一封裝側重佈線介電層442的厚度可處於2微米到40微米(例如4微米到20微米)範圍內。可例如通過以下方式將每一封裝側重佈線介電層442圖案化:在每一封裝側重佈線介電層442上方施加相應的光阻層並將所述相應的光阻層圖案化,並且使用蝕刻製程(例如,非等向性蝕刻製程)將光阻層中的圖案轉移到封裝側重佈線介電層442中。隨後,可例如通過灰化移除光阻層。
可通過以下方式形成封裝側重佈內連線444及封裝側接合墊448中的每一者:通過濺鍍來沉積金屬晶種層;在金屬晶種層之上施加光阻層並將所述光阻層圖案化,以形成穿過光阻層的開口圖案;電鍍金屬填充材料(例如,銅、鎳或銅與鎳的堆疊);移除光阻層(例如,通過灰化);並蝕刻金屬晶種層的位於經電鍍金屬填充材料部分之間的部分。金屬晶種層可包括例如鈦阻障層及銅晶種層的堆疊。鈦阻障層可具有處於50 nm到300 nm範圍內的厚度,且銅晶種層可具有處於100 nm到500 nm範圍內的厚度。封裝側重佈內連線444的金屬填充材料可包括銅、鎳、或銅與鎳。為形成每一封裝側重佈內連線444而沉積的金屬填充材料的厚度可處於2微米到40微米(例如4微米到10微米)範圍內,但也可使用更小或更大的厚度。每一封裝側重佈線結構440中的配線層級(即,封裝側重佈內連線444的層級)的總數目可處於1到10範圍內。
封裝側接合墊448的金屬填充材料可包括銅。為形成封裝側接合墊448而沉積的金屬填充材料的厚度可處於5微米到100微米範圍內,但也可使用更小或更大的厚度。封裝側接合墊448可具有矩形、圓角矩形或圓形的水平橫截面形狀。如果封裝側接合墊448形成為C4(受控塌陷晶片連接)接墊,則封裝側接合墊448的厚度可處於5微米到50微米範圍內,但也可使用更小或更大的厚度。
通常,封裝側重佈線結構440可形成在橋接晶粒405與包封體中介物框架(例如,EMC中介物框架460(其是位於相應的晶粒區域DA內的連續的EMC基質的一部分))的每一組合上。封裝側重佈線結構可直接形成在相應的橋接晶粒405的封裝側金屬接墊438上且直接形成在相應的EMC中介物框架460上。晶粒區域DA內的橋接晶粒405、EMC中介物框架460、TIV結構486的集合、晶粒側重佈線結構470及封裝側重佈線結構440的每一組合構成扇出型矽中介物400。
在每一晶粒區域DA內,包括封裝側金屬接墊438與TSV結構414之間的介面的水平面比包括EMC中介物框架460與封裝側重佈線結構440之間的介面的水平面更接近至少一個半導體晶粒(701、702)達晶粒貼合膜321的厚度與封裝側金屬接墊438的厚度的和。包括封裝側金屬接墊438與封裝側重佈線結構440之間的介面的水平面比包括EMC中介物框架460與封裝側重佈線結構440之間的介面的水平面更接近所述至少一個半導體晶粒(701、702)達晶粒貼合膜321(其在圖8的處理步驟處被移除)的厚度。
每一扇出型矽中介物400包括積體扇出型穿孔(TIV)結構486,積體扇出型穿孔(TIV)結構486垂直地延伸穿過EMC中介物框架460且將封裝側重佈線結構440中的相應的封裝側重佈內連線444電連接到晶粒側重佈線結構470中的相應的晶粒側重佈內連線474。在一個實施例中,包括封裝側金屬接墊438與TSV結構414之間的介面的水平面比包括TIV結構486與封裝側重佈線結構440之間的介面的水平面更接近所述至少一個半導體晶粒(701、702)達晶粒貼合膜321的厚度與封裝側金屬接墊438的厚度的和。包括封裝側金屬接墊438與封裝側重佈線結構440之間的介面的水平面比包括TIV結構486與封裝側重佈線結構440之間的介面的水平面更接近所述至少一個半導體晶粒(701、702)達晶粒貼合膜321(其在圖8的處理步驟處被移除)的厚度。因此,TIV結構486與封裝側重佈線結構440之間的介面在垂直方向上和封裝側金屬接墊438與封裝側重佈線結構440之間的介面偏置開達晶粒貼合膜321的厚度。
在每一晶粒區域DA內,扇出型矽中介物400包括晶粒側金屬接墊428,晶粒側金屬接墊428接觸TSV結構414且位於TSV結構414與所述至少一個半導體晶粒(701、702)之間。晶粒側金屬接墊428可接觸晶粒側重佈內連線474。TIV結構486與晶粒側重佈線結構470之間的介面和晶粒側金屬接墊428與晶粒側重佈線結構470之間的介面位於同一水平面內。
可將焊料材料部分450貼合到封裝側接合墊448。在封裝側接合墊448包括C4接合墊的實施例中,焊料材料部分450可以是C4焊料球,即呈球形狀的可用於進行C4接合的焊料材料部分。在封裝側接合墊448包括用於進行C2接合的微凸塊的陣列的實施例中,焊料材料部分450可以是焊料頂蓋,所述焊料頂蓋潤濕(wet)相應微凸塊的整個平坦的端面且具有大體半球形的形狀。
參考圖12,可從第二載體基底370剝除扇出型矽中介物400的二維陣列、半導體晶粒(701、702)的二維陣列及EMC晶粒框架760的二維陣列的總成。可通過適合的方法剝除位於第二載體基底370與EMC晶粒框架760的二維陣列之間的臨時粘合層(未示出),所述適合的方法可使用紫外線輻射在臨時粘合層上進行照射或使用熱退火。隨後,可沿著鋸切溝道鋸切扇出型矽中介物400的二維陣列、半導體晶粒(701、702)的二維陣列及EMC晶粒框架760的二維陣列的總成。
參考圖13,示出通過將圖12所示結構單體化而形成的經鋸切單元。經鋸切單元包括:扇出型矽中介物400;至少一個半導體晶粒(701、702),其通過焊料材料部分490的陣列貼合到扇出型矽中介物400;以及EMC晶粒框架760。通常,扇出型矽中介物400可包括:橋接晶粒405,所述橋接晶粒405包括矽穿孔(TSV)結構414的陣列;環氧模制化合物(EMC)中介物框架460,在側向上環繞橋接晶粒405;晶粒側重佈線結構470,包括貼合到至少一個半導體晶粒(701、702)的晶粒側接合墊478;封裝側金屬接墊438,接觸TSV結構414的陣列的封裝側端面;以及封裝側重佈線結構440,在晶粒側重佈線結構470相對於橋接晶粒405的一側的相對側處位於封裝側金屬接墊438上。
可通過鋸切(例如,通過切穿EMC中介物框架460的材料及EMC晶粒框架760的材料)形成扇出型矽中介物400的每一側壁及EMC晶粒框架760的每一側壁。如此,EMC晶粒框架760的側壁可在垂直方向上與EMC中介物框架460的側壁重合。換句話說,EMC晶粒框架760的每一側壁可完全位於包括EMC中介物框架460的側壁的二維歐幾里得(two-dimensional Euclidean)垂直平面內,且EMC中介物框架460的每一側壁可完全位於包括EMC晶粒框架760的側壁的二維歐里裡得垂直平面內。
參考圖14,可提供封裝基底200。封裝基底200可以是包括芯(core)基底210的有芯封裝基底,或者可以是不包括封裝芯的無芯封裝基底。芯基底210可包括玻璃環氧板片,所述玻璃環氧板片包括板片貫通孔的陣列。可在板片貫通孔中設置包含金屬材料的芯穿孔結構214的陣列。每一芯穿孔結構214中可包括或可不包括圓柱形中空部。可選地,可使用介電襯墊212將芯穿孔結構214與芯基底210電隔離。
封裝基底200可包括板側表面層合電路(surface laminar circuit,SLC)240及晶片側表面層合電路(SLC)260。板側SLC 240可包括其中形成有板側內連線244的板側絕緣層242。晶片側SLC 260可包括其中形成有晶片側內連線264的晶片側絕緣層262。板側絕緣層242及晶片側絕緣層262可包含可以微影方式被圖案化並隨後被固化的感光性環氧材料。板側配線內連線244及晶片側配線內連線264可包含可通過在板側絕緣層242或晶片側絕緣層262中的圖案內進行電鍍而沉積的銅。板側接合墊248的陣列可電連接到板側內連線244,且可被配置成允許通過焊料球進行接合。晶片側接合墊268的陣列可電連接到晶片側內連線264,且可被配置成允許通過C4焊料球進行接合。
貼合到扇出型矽中介物400、至少一個半導體晶粒(701、702)及EMC晶粒框架760的總成的封裝側接合墊448的焊料材料部分450可設置在封裝基底200的晶片側接合墊268的陣列上。可實行回焊製程以對焊料材料部分450進行回焊,從而引起扇出型矽中介物400與封裝基底200之間的接合。在一個實施例中,焊料材料部分450可包括C4焊料球,且可使用C4焊料球的陣列將扇出型矽中介物400、所述至少一個半導體晶粒(701、702)及EMC晶粒框架760的總成貼合到封裝基底200。可通過施加底部填充材料並對所述底部填充材料進行塑形來在焊料材料部分450周圍形成底部填充材料部分292。可選地,可將穩定結構(stabilization structure)294(例如,頂蓋結構或環結構)貼合到扇出型矽中介物400、所述至少一個半導體晶粒(701、702)、EMC晶粒框架760及封裝基底200的總成,以減小在後續處理步驟期間和/或在總成的使用期間總成的變形。
參考圖15,可提供包括PCB基底110及PCB接合墊180的印刷電路板(PCB)100。PCB 100至少在PCB基底110的一側上包括印刷電路系統(未示出)。可形成焊料接頭190的陣列以將板側接合墊248的陣列接合到PCB接合墊180的陣列。可通過在板側接合墊248的陣列與PCB接合墊180的陣列之間設置焊料球的陣列,並對焊料球的陣列進行回焊來形成焊料接頭190。可通過施加底部填充材料並對所述底部填充材料進行塑形來在焊料接頭190周圍形成底部填充材料部分192。通過焊料接頭190的陣列將封裝基底200貼合到PCB 100。
參考圖16,根據本發明實施例說明用於形成晶片封裝結構的通用製程的一組步驟。參考步驟1610,可形成穿過矽基底410的矽穿孔(TSV)結構414的陣列。參考步驟1620,在TSV結構414的陣列的後側表面上形成封裝側金屬接墊438。提供橋接晶粒405。參考步驟1630,將橋接晶粒405設置在載體基底350之上,以使得封裝側金屬接墊438比TSV結構414更接近載體基底350。參考步驟1640,在橋接晶粒405周圍及在載體基底350之上形成環氧模制化合物(EMC)中介物框架460。參考步驟1650,在橋接晶粒405及EMC中介物框架460之上形成晶粒側重佈線結構470。參考步驟1660,將至少一個半導體晶粒(701、702)貼合到晶粒側重佈線結構470。參考步驟1670,從包括橋接晶粒405、晶粒側重佈線結構470及所述至少一個半導體晶粒(701、702)的總成移除載體基底350。參考步驟1680,在封裝側金屬接墊438上及在EMC中介物框架460上形成封裝側重佈線結構440。
參考圖17,示出根據本公開一實施例的用於形成晶片封裝結構的另一組一般處理步驟。參考步驟1601,形成穿過矽基底410的上部部分的通孔結構414。參考步驟1602,在通孔結構414上方形成晶粒側金屬內連線結構424。參考步驟1610,可形成穿過矽基底410的基底穿孔(TSV)結構414的陣列。參考步驟1620,在TSV結構414的陣列的背側表面上形成封裝側金屬接墊438。提供橋接晶粒405。參考步驟1630,橋接晶粒405設置在載體基底350上方,使得封裝側金屬接墊438比TSV結構414更靠近載體基底350。參照步驟1640,在橋接晶粒405周圍以及載體基底350上方形成環氧模制化合物(EMC)中介物框架460。參考步驟1650,在橋接晶粒405及EMC中介物框架460上方形成晶粒側重佈線結構470。參考步驟1660,將至少一個半導體晶粒(701,702)貼附至晶粒側重佈線結構470。接著,可視需要選擇性的執行圖16中的步驟1670及1680。
參考所有圖式且根據本公開的各種實施例,提供扇出型矽中介物400。扇出型矽中介物400包括:橋接晶粒405,包括延伸穿過矽基底410的矽穿孔(TSV)結構414的陣列;包封體中介物框架,例如環氧模制化合物(EMC)中介物框架460,在側向上環繞橋接晶粒405;晶粒側重佈線結構470,包括貼合到至少一個半導體晶粒(701、702)的晶粒側接合墊478;封裝側金屬接墊438,接觸TSV結構414的陣列的封裝側端面;以及封裝側重佈線結構440,在晶粒側重佈線結構470相對於橋接晶粒405的一側的相對側處位於封裝側金屬接墊438上。
在上述扇出型矽中介物中,所述封裝側金屬接墊中的每一者接觸所述矽穿孔結構中的相應的一者的端面且具有比所述矽穿孔結構中的所述相應的一者的所述端面更大的水平橫截面積。
在上述扇出型矽中介物中,所述包封體中介物框架是環氧模制化合物(EMC)中介物框架,且其中包括所述封裝側金屬接墊與所述矽穿孔結構之間的介面的水平面比包括所述環氧模制化合物中介物框架與所述封裝側重佈線結構之間的介面的水平面更接近所述晶粒側接合接墊。
在上述扇出型矽中介物中,包括所述封裝側金屬接墊與所述封裝側重佈線結構之間的介面的水平面比包括所述環氧模制化合物中介物框架與所述封裝側重佈線結構之間的所述介面的所述水平面更接近所述晶粒側接合接墊。
在上述扇出型矽中介物中,所述包封體中介物框架是環氧模制化合物(EMC)中介物框架,且其中所述扇出型矽中介物包括積體扇出型穿孔(TIV)結構,所述積體扇出型穿孔結構垂直地延伸穿過所述環氧模制化合物中介物框架且將所述封裝側重佈線結構中的相應的封裝側重佈內連線電連接到所述晶粒側重佈線結構中的相應的晶粒側重佈內連線。
在上述扇出型矽中介物中,包括所述封裝側金屬接墊與所述矽穿孔結構之間的介面的水平面比包括所述積體扇出型矽穿孔結構與所述封裝側重佈線結構之間的介面的水平面更接近所述晶粒側接合接墊。
在上述扇出型矽中介物中,包括所述封裝側金屬接墊與所述封裝側重佈線結構之間的介面的水平面比包括所述積體扇出型穿孔結構與所述封裝側重佈線結構之間的所述介面的所述水平面更接近所述晶粒側接合接墊。
在上述扇出型矽中介物中,更包括晶粒側金屬接墊,所述晶粒側金屬接墊接觸所述矽穿孔結構且位於所述矽穿孔結構與所述晶粒側接合接墊之間;以及所述積體扇出型穿孔結構與所述晶粒側重佈線結構之間的介面和所述晶粒側金屬接墊與所述晶粒側重佈線結構之間的介面位於同一水平面內。
在上述扇出型矽中介物中,所述矽穿孔結構中的每一者在側向上被基底貫通絕緣間隔件的相應的圓柱形部分環繞;以及所述矽基底通過後側絕緣層而與包括所述封裝側金屬接墊與所述矽穿孔結構之間的介面的水平面在垂直方向上間隔開,所述後側絕緣層在側向上環繞所述基底貫通絕緣間隔件的所述圓柱形部分。
在上述扇出型矽中介物中,所述晶粒側接合接墊包括微凸塊的陣列;以及所述封裝側接合接墊包括受控塌陷晶片連接焊料球的陣列。
在上述扇出型矽中介物中,其中所述橋接晶粒包括晶粒側金屬內連線結構,所述晶粒側金屬內連線結構將所述TSV結構的對應一者電連接到所述晶粒側重佈線結構的對應一者。
在上述扇出型矽中介物中,其中所述晶粒側金屬內連線結構包括金屬線結構與金屬通孔結構的組合,或者整合式的金屬線與通孔結構。
根據本發明實施例,提供一種扇出型矽中介物400。扇出型矽中介物400包括:橋接晶粒405,包括矽穿孔(TSV)結構414的陣列;封裝側金屬接墊438,接觸TSV結構414的陣列的端面;包封體,例如環氧模制化合物(EMC)中介物框架460,在側向上環繞橋接晶粒405;積體扇出型穿孔(TIV)結構486,垂直地延伸穿過EMC中介物框架460;封裝側重佈線結構440,位於封裝側金屬接墊438上;以及晶粒側重佈線結構470,位於橋接晶粒405與所述至少一個半導體晶粒(701、702)之間且包括貼合到所述至少一個半導體晶粒(701、702)的晶粒側接合墊478。
在上述扇出型矽中介物中,所述積體扇出型穿孔結構與所述封裝側重佈線結構之間的介面在垂直方向上和所述封裝側金屬接墊與所述封裝側重佈線結構之間的介面偏置開。
本發明實施例提供一種形成晶片封裝結構的方法,其包括:形成穿過矽基底的上部部分的通孔結構;在所述通孔結構上方形成晶粒側金屬內連線結構;通過薄化所述矽基底的後側來形成穿過矽基底的矽穿孔(TSV)結構的陣列,其中所述通孔結構豎直地延伸穿過經薄化的所述矽基底的整個厚度,以成為所述矽穿孔結構的陣列;在所述矽穿孔結構的陣列的後側表面上形成封裝側金屬接墊,由此形成橋接晶粒;將所述橋接晶粒設置在載體基底上,使得所述封裝側金屬接墊比所述矽穿孔結構更接近所述載體基底;在所述橋接晶粒周圍及在所述載體基底之上形成包封體中介物框架;在所述橋接晶粒及所述包封體中介物框架之上形成晶粒側重佈線結構;以及將至少一個半導體晶粒貼合到所述晶粒側重佈線結構。
在上述方法中,所述封裝側金屬接墊中的每一者直接形成在所述矽穿孔結構中的相應的一者的端面上且具有比所述矽穿孔結構中的所述相應的一者的所述端面更大的水平橫截面積。
在上述方法中,更包括;從包括所述橋接晶粒、所述晶粒側重佈線結構及所述至少一個半導體晶粒的總成移除所述載體基底;以及在所述封裝側金屬接墊上及在所述包封體中介物框架上形成封裝側重佈線結構。
在上述方法中,其中:所述晶粒側金屬內連線結構包括位於最頂部層級處的晶粒側金屬接墊;通過在所述載體基底與所述橋接晶粒之間提供晶粒貼附膜來將所述橋接晶粒貼附至所述載體基底;以及在將所述至少一個半導體晶粒貼附至所述晶粒側重佈線結構之後移除所述晶粒貼附膜。
在上述方法中,所述包封體中介物框架是環氧模制化合物(EMC)中介物框架,且其中所述封裝側重佈線結構直接形成在所述環氧模制化合物中介物框架及所述封裝側金屬接墊上;以及包括所述封裝側金屬接墊與所述封裝側重佈線結構之間的介面的水平面相對於包括所述環氧模制化合物中介物框架與所述封裝側重佈線結構之間的介面的水平面朝所述至少一個半導體晶粒凹陷達所述晶粒貼合膜的厚度。
在上述方法中,還包括:使用受控塌陷晶片連接焊料球將包括所述總成及所述封裝側重佈線結構的結構貼合到封裝基底。
可使用本公開的各種結構及方法來提供扇出型矽中介物400,扇出型矽中介物400中可已形成有含有TSV結構414的陣列及TIV結構486的陣列的橋接晶粒405。由於橋接晶粒405是通過拾放操作放置在TIV結構486的陣列之中,因此TSV結構414的陣列與TIV結構486的陣列之間的對齊變化是固有的。可在形成封裝側重佈線結構440時通過使用封裝側金屬接墊438來將TSV結構414的陣列與TIV結構486的陣列之間的對齊變化所造成的影響最小化。封裝側金屬接墊438接觸TSV結構414的陣列的端面且具有比TSV結構414的陣列的端面更大的面積。因此,在形成封裝側重佈內連線444期間,封裝側金屬接墊438提供比相應的下伏TSV結構414的端面更大的接觸面積。通過使用封裝側金屬接墊438來減小橋接晶粒405與TIV結構486之間的覆疊變化所造成的影響。扇出型矽中介物400可以更高的製程良率被製造,且可在使用壽命期間提供增強的可靠性。
上述內容概述了數個實施例的特徵,以使所屬領域的技術人員可更好地理解本公開的各方面。所屬領域的技術人員應瞭解,他們可容易地使用本公開作為設計或修改其他製程及結構的基礎來施行與本文中所介紹的實施例相同的目的和/或達成與本文中所介紹的實施例相同的優點。所屬領域的技術人員還應意識到這些等效構造並不背離本公開的精神及範圍,且其可在不背離本公開的精神及範圍的情況下在本文中做出各種改變、替代及更改。
100:印刷電路板(PCB)
110:印刷電路板基底
180:PCB接合墊
190:焊料接頭
192、292、492:底部填充材料部分
200:封裝基底
210:芯基底
212:介電襯墊
214:芯穿孔結構
240:板側表面層合電路
242:板側絕緣層
244:板側內連線
248:板側接合墊
260:晶片側表面層合電路
262:晶片側絕緣層
264:晶片側配線內連線
268:晶片側接合墊
294:穩定結構
300:載體基底
301:粘合層
321:晶粒貼合膜
350:載體基底
359:通孔腔
360:犧牲基質層
370:第二載體基底
371:臨時粘合層
400:扇出型矽中介物
405:橋接晶粒
410:矽基底
412:基底貫通絕緣間隔件
414:基底穿孔結構
420:前側絕緣層
424:晶粒側金屬內連線結構
426:晶粒側介電材料層
428:晶粒側金屬接墊
431:後側絕緣層
432:封裝側介電材料層
438:封裝側金屬接墊
440:封裝側重佈線結構
442:封裝側重佈線介電層
444:封裝側重佈內連線
448:封裝側接合墊
450、490:焊料材料部分
460:環氧模制化合物(EMC)中介物框架
470:晶粒側重佈線結構
472:晶粒側重佈線介電層
474:晶粒側重佈內連線
478:晶粒側接合墊
486:積體扇出型穿孔(through-integrated-fan-out via,TIV)結構
701、702:半導體晶粒
760:環氧模制化合物(EMC)晶粒框架
778:微凸塊
1610、1620、1630、1640、1650、1660、1670、1680:步驟
A–A’:垂直平面
DA:晶粒區域
結合附圖閱讀以下詳細說明,能最好地理解本公開的各個方面。注意,根據行業中的標準慣例,各種特徵未按比例繪製。事實上,為論述的清晰起見,可任意增大或減小各種特徵的尺寸。
圖1A到圖1H是形成根據本發明實施例的橋接晶粒的結構的一系列垂直剖視圖。
圖2A是根據本發明實施例的示例性結構的一個區的垂直剖視圖,所述示例性結構包括第一載體基底、犧牲基質層及延伸穿過所述犧牲基質層的通孔腔的陣列。
圖2B是圖2A所示示例性結構的俯視圖。
圖2C是圖2A及圖2B所示的示例性結構的一個區的俯視圖。垂直平面A – A’是圖2A所示垂直剖視圖的平面。
圖3A是根據本發明實施例的在形成積體扇出型穿孔(through-integrated-fan-out via, TIV)結構之後的示例性結構的一個區的垂直剖視圖。
圖3B是圖3A所示示例性結構的俯視圖。
圖3C是圖3A及圖3B所示示例性結構的一個區的俯視圖。垂直平面A – A’是圖3A所示垂直剖視圖的平面。
圖4A是根據本發明實施例的在將橋接晶粒貼合到第一載體基底之後的示例性結構的一個區的垂直剖視圖。
圖4B是圖3A所示示例性結構的俯視圖。
圖4C是圖4A及圖4B所示示例性結構的一個區的俯視圖。垂直平面A – A’是圖4A所示垂直剖視圖的平面。
圖5是根據本發明實施例的在每一橋接晶粒周圍形成環氧模制化合物(EMC)中介物框架之後的示例性結構的一個區的垂直剖視圖。
圖6是根據本發明實施例的在形成晶粒側重佈線結構之後的示例性結構的一個區的垂直剖視圖。
圖7是根據本發明實施例的在貼合焊料材料部分之後的示例性結構的一個區的垂直剖視圖。
圖8是根據本發明實施例的在將半導體晶粒貼合到晶粒側接合墊之後的示例性結構的一個區的垂直剖視圖。
圖9是根據本發明實施例的在形成環氧模制化合物(EMC)晶粒框架之後的示例性結構的一個區的垂直剖視圖。
圖10是根據本發明實施例的在將第二載體基底貼合到半導體晶粒之後且在剝除第一載體基底之後的示例性結構的一個區的垂直剖視圖。
圖11是根據本發明實施例的在形成封裝側重佈線結構及封裝側C4焊料球之後的示例性結構的一個區的垂直剖視圖。
圖12是根據本發明實施例的將要分割扇出型矽中介物的單體化期間的示例性結構的一個區的垂直剖視圖。
圖13是根據本發明實施例的扇出型矽中介物與半導體晶粒的總成的垂直剖視圖。
圖14是根據本發明實施例的扇出型矽中介物、半導體晶粒、封裝基底及環結構的總成的垂直剖視圖。
圖15是根據本發明實施例的通過將扇出型矽中介物、封裝基底及環結構的總成貼合到印刷電路板(printed circuit board,PCB)而形成的結構的垂直剖視圖。
圖16是說明形成根據本發明實施例的晶片封裝結構的步驟的第一流程圖。
圖17是說明形成根據本發明實施例的晶片封裝結構的步驟的第二流程圖。
1610、1620、1630、1640、1650、1660、1670、1680:步驟
Claims (1)
- 一種扇出型矽中介物,包括: 橋接晶粒,包括延伸穿過矽基底的矽穿孔結構的陣列; 包封體中介物框架,在側向上環繞所述橋接晶粒; 晶粒側重佈線結構,包括晶粒側接合墊; 封裝側金屬接墊,接觸所述矽穿孔結構的陣列的封裝側端面;以及 封裝側重佈線結構,在所述晶粒側重佈線結構相對於所述橋接晶粒的相對側處位於所述封裝側金屬接墊上。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/885,384 | 2020-05-28 | ||
US16/885,384 US11296032B2 (en) | 2020-05-28 | 2020-05-28 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
US17/032,265 | 2020-09-25 | ||
US17/032,265 US11456245B2 (en) | 2020-05-28 | 2020-09-25 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202145487A true TW202145487A (zh) | 2021-12-01 |
TWI827899B TWI827899B (zh) | 2024-01-01 |
Family
ID=78705492
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110100065A TWI827899B (zh) | 2020-05-28 | 2021-01-04 | 扇出型矽中介物、晶片封裝結構及其形成方法 |
Country Status (2)
Country | Link |
---|---|
US (2) | US11456245B2 (zh) |
TW (1) | TWI827899B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI805164B (zh) * | 2021-12-30 | 2023-06-11 | 宏齊科技股份有限公司 | 垂直式多晶片裝置 |
TWI828513B (zh) * | 2022-05-10 | 2024-01-01 | 台灣積體電路製造股份有限公司 | 積體電路封裝及其形成方法 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11404379B2 (en) * | 2020-11-17 | 2022-08-02 | International Business Machines Corporation | Structure and method for bridge chip assembly with capillary underfill |
US11823973B2 (en) * | 2021-10-15 | 2023-11-21 | STATS ChipPAC Pte. Ltd. | Package with compartmentalized lid for heat spreader and EMI shield |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10833052B2 (en) * | 2016-10-06 | 2020-11-10 | Micron Technology, Inc. | Microelectronic package utilizing embedded bridge through-silicon-via interconnect component and related methods |
US10763239B2 (en) * | 2017-10-27 | 2020-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-chip wafer level packages and methods of forming the same |
US10930633B2 (en) * | 2018-06-29 | 2021-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Buffer design for package integration |
TWI694566B (zh) * | 2019-06-06 | 2020-05-21 | 恆勁科技股份有限公司 | 半導體封裝載板及其製法與電子封裝件 |
-
2020
- 2020-09-25 US US17/032,265 patent/US11456245B2/en active Active
-
2021
- 2021-01-04 TW TW110100065A patent/TWI827899B/zh active
-
2022
- 2022-09-26 US US17/953,135 patent/US20230020959A1/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI805164B (zh) * | 2021-12-30 | 2023-06-11 | 宏齊科技股份有限公司 | 垂直式多晶片裝置 |
TWI828513B (zh) * | 2022-05-10 | 2024-01-01 | 台灣積體電路製造股份有限公司 | 積體電路封裝及其形成方法 |
Also Published As
Publication number | Publication date |
---|---|
TWI827899B (zh) | 2024-01-01 |
US20230020959A1 (en) | 2023-01-19 |
US20210375741A1 (en) | 2021-12-02 |
US11456245B2 (en) | 2022-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11621205B2 (en) | Underfill structure for semiconductor packages and methods of forming the same | |
US10529698B2 (en) | Semiconductor packages and methods of forming same | |
KR102401309B1 (ko) | 반도체 디바이스 및 그를 형성하는 방법 | |
KR20200037051A (ko) | 집적 회로 패키지 및 방법 | |
TWI827899B (zh) | 扇出型矽中介物、晶片封裝結構及其形成方法 | |
US11296032B2 (en) | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same | |
TWI605557B (zh) | 電子封裝件及其製法與基板結構 | |
TW202114090A (zh) | 封裝、半導體封裝及其形成方法 | |
TWI587458B (zh) | 電子封裝件及其製法與基板結構 | |
JP2007180529A (ja) | 半導体装置およびその製造方法 | |
US11469197B2 (en) | Integrated circuit package and method | |
US20220359356A1 (en) | Fan-Out Packages and Methods of Forming the Same | |
TW202105629A (zh) | 封裝元件及封裝方法 | |
US11646255B2 (en) | Chip package structure including a silicon substrate interposer and methods for forming the same | |
US11848246B2 (en) | Integrated circuit package and method | |
US20240071865A1 (en) | Semiconductor package having an encapulant comprising conductive fillers and method of manufacture | |
TWI756907B (zh) | 封裝結構及其製作方法 | |
TW202307980A (zh) | 半導體封裝 | |
US20230061876A1 (en) | Package structure and manufacturing method thereof | |
US20240162109A1 (en) | Package with Improved Heat Dissipation Efficiency and Method for Forming the Same | |
CN220829951U (zh) | 半导体封装 | |
US20240145342A1 (en) | Package with Heat Dissipation Structure and Method for Forming the Same | |
US11854994B2 (en) | Redistribution structure for integrated circuit package and method of forming same | |
US20240006270A1 (en) | Package with Improved Heat Dissipation Efficiency and Method for Forming the Same | |
US11444034B2 (en) | Redistribution structure for integrated circuit package and method of forming same |