US20230020959A1 - Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same - Google Patents
Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same Download PDFInfo
- Publication number
- US20230020959A1 US20230020959A1 US17/953,135 US202217953135A US2023020959A1 US 20230020959 A1 US20230020959 A1 US 20230020959A1 US 202217953135 A US202217953135 A US 202217953135A US 2023020959 A1 US2023020959 A1 US 2023020959A1
- Authority
- US
- United States
- Prior art keywords
- structures
- die
- redistribution structure
- fan
- metal pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49872—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials the conductive materials containing semiconductor material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
An array of through-silicon via (TSV) structures is formed through a silicon substrate, and package-side metal pads are formed on backside surfaces of the array of TSV structures. The silicon substrate is disposed over a carrier substrate, and an epoxy molding compound (EMC) interposer frame is formed around the silicon substrate. A die-side redistribution structure is formed over the silicon substrate and the EMC interposer frame, and at least one semiconductor die is attached to the die-side redistribution structure. The carrier substrate is removed from underneath the package-side metal pads. A package-side redistribution structure is formed on the package-side metal pads and on the EMC interposer frame. Overlay tolerance between the package-side redistribution wiring interconnects and the package-side metal pads increases due to increased areas of the package-side metal pads.
Description
- This application is a continuation application of U.S. application Ser. No. 17/032,265 filed on Sep. 25, 2020, which is a continuation-in-part (CIP) application of U.S. application Ser. No. 16/885,384 filed on, May 28, 2020, the entire contents of both of which are incorporated herein by reference.
- During manufacturing of a fan-out wafer level package (FOWLP), a pick and place operation is used to position a die or an interposer prior to formation of an epoxy molding compound (EMC) frame and redistribution layers. The pick and place operation is a mechanical operation that may introduce lateral variations during placement the die or an interposer on the order of, or greater than, 5 microns. As the pitch of through-substrate via structures approach dimensions on the order of 10 microns, placement errors during the pick and place operations may cause defective electrical connection between through-substrate via structures and redistribution layers, and thus, incur yield losses during packing of a semiconductor die.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1A-1H are sequential vertical cross-sectional views of a structure for forming a bridge die according to an embodiment of the present disclosure. -
FIG. 2A is a vertical cross-sectional view of a region of an exemplary structure including a first carrier substrate, a sacrificial matrix layer, and an array of via cavities extending through the sacrificial matrix layer according to an embodiment of the present disclosure. -
FIG. 2B is a top-down view of the exemplary structure ofFIG. 2A . -
FIG. 2C is a top-down view of a region of the exemplary structure ofFIGS. 2A and 2B . The vertical plane A-A′ is the plane of the vertical cross-sectional view ofFIG. 2A . -
FIG. 3A is a vertical cross-sectional view of a region of the exemplary structure after formation of through-integrated-fan-out via (TIV) structures according to an embodiment of the present disclosure. -
FIG. 3B is a top-down view of the exemplary structure ofFIG. 3A . -
FIG. 3C is a top-down view of a region of the exemplary structure ofFIGS. 3A and 3B . The vertical plane A-A′ is the plane of the vertical cross-sectional view ofFIG. 3A . -
FIG. 4A is a vertical cross-sectional view of a region of the exemplary structure after attaching bridge dies to the first carrier substrate according to an embodiment of the present disclosure. -
FIG. 4B is a top-down view of the exemplary structure ofFIG. 3A . -
FIG. 4C is a top-down view of a region of the exemplary structure ofFIGS. 4A and 4B . The vertical plane A-A′ is the plane of the vertical cross-sectional view ofFIG. 4A . -
FIG. 5 is a vertical cross-sectional view of a region of the exemplary structure after formation of an epoxy molding compound (EMC) interposer frame around each bridge die according to an embodiment of the present disclosure. -
FIG. 6 is a vertical cross-sectional view of a region of the exemplary structure after formation of die-side redistribution structures according to an embodiment of the present disclosure. -
FIG. 7 is a vertical cross-sectional view of a region of the exemplary structure after attaching solder material portions according to an embodiment of the present disclosure. -
FIG. 8 is a vertical cross-sectional view of a region of the exemplary structure after attaching semiconductor dies to the die-side bonding pads according to an embodiment of the present disclosure. -
FIG. 9 is a vertical cross-sectional view of a region of the exemplary structure after forming epoxy molding compound (EMC) die frames according to an embodiment of the present disclosure. -
FIG. 10 is a vertical cross-sectional view of a region of the exemplary structure after attaching a second carrier substrate to the semiconductor dies and after detaching the first carrier substrate according to an embodiment of the present disclosure. -
FIG. 11 is a vertical cross-sectional view of a region of the exemplary structure after formation of package-side redistribution structures and package-side C4 solder balls according to an embodiment of the present disclosure. -
FIG. 12 is a vertical cross-sectional view of a region of the exemplary structure during singulation into after fan-out silicon interposers according to an embodiment of the present disclosure. -
FIG. 13 is a vertical cross-sectional view of an assembly of a fan-out silicon interposer and semiconductor dies according to an embodiment of the present disclosure. -
FIG. 14 is a vertical cross-sectional view of an assembly of a fan-out silicon interposer, semiconductor dies, a packaging substrate, and a ring structure according to an embodiment of the present disclosure. -
FIG. 15 is a vertical cross-sectional view of a structure formed by attaching the assembly of a fan-out silicon interposer, a packaging substrate, and a ring structure to a printed circuit board (PCB) according to an embodiment of the present disclosure. -
FIG. 16 is a first flowchart illustrating steps for forming a chip package structure according to an embodiment of the present disclosure. -
FIG. 17 is a second flowchart illustrating steps for forming a chip package structure according to an embodiment of the present disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly. Unless explicitly stated otherwise, each element having the same reference numeral is presumed to have the same material composition and to have a thickness within a same thickness range.
- The present disclosure is directed to semiconductor devices, and particularly to a chip package structure containing a silicon interposer including through-substrate via structures with enhanced overlay tolerance and method of forming the same.
- Generally, the methods and structures of the present disclosure may be used to provide a fan-out silicon interposer that is less prone to overlay variations during placement of a bridge die on a carrier wafer during assembly. The bridge die includes an array of through-silicon via (TSV) structures and package-side metal pads contacting package-side end surfaces of the array of TSV structures. The package-side metal pads provide a greater area than the end surfaces of the TSV structures such that alignment of a package-side redistribution structure to the package-side metal pads is less prone to inadvertent electrical opens (electrical disconnects) or inadvertent electrical shorts (electrical connections) despite large overlay variations that may occur during placement of the bridge die to a wafer carrier for forming a reconstituted wafer. An encapsulant interposer frame, such as an epoxy molding compound (EMC) interposer frame laterally surrounds each bridge die in the reconstituted wafer, which may be processed to form die-side redistribution structures on one side. At least one semiconductor die may be attached to each reconstituted die, and the carrier wafer may be subsequently detached. A package-side redistribution structure may be formed on the reconstituted wafer directly on the package-side metal pads, which may provide enhanced tolerance to overlay variations between package-side redistribution wiring interconnects and the array of the TSV structures due to the intervening package-side metal pads. A fan-out silicon interposer may be formed on each set of at least one semiconductor die. The reconstituted wafer may be diced to singulate each combination of a fan-out silicon interposer and an attached set of at least one semiconductor die. Process yield and reliability of the fan-out silicon interposer may be increased through use of the package-side metal pads. The various aspects of the methods and structures of embodiments of the present disclosure are now described with reference to the accompanying drawings.
- Referring to
FIG. 1A . a structure for forming a bridge die is illustrated according to an embodiment of the present disclosure. The bridge die is an interposer structure that includes asilicon substrate 410 and a front-sideinsulating layer 420 formed on a front-side surface of thesilicon substrate 410. The front-sideinsulating layer 420 includes an insulating material such as silicon oxide, and can be formed by deposition of the dielectric material or by thermal oxidation of a surface portion of thesilicon substrate 410. The thickness of thesilicon substrate 410 can be in a range from 20 nm to 400 nm, although lesser and greater thicknesses can also be employed. Electrically conductive structures vertically extending into thesilicon substrate 410 can be formed. Such electrically conductive structures include through-substrate viastructures 414 that are laterally surrounded by a respective through-substrate insulating spacer 412. The through-substrate viastructures 414 may be initially formed as via structures within thesilicon substrate 410 with a vertical dimension less than the thickness of thesilicon substrate 410. Subsequently, the backside of thesilicon substrate 410 may be removed such that the thickness of thesilicon substrate 410 after thinning is less than the thickness of the through-substrate viastructures 414, thereby providing the “through-substrate” configuration for the through-substrate viastructure 414. - The
silicon substrate 410 as initially provided may be a commercially available silicon wafer having a diameter of 150 mm, 200 mm, 300 mm, or 450 mm, and having a thickness in a range from 675 microns to 825 microns. Thesilicon substrate 410 may include electrical dopants (such as p-type dopants or n-type dopants) at an atomic concentration less than 1.0×1014/cm3 in order to provide low electrical conductivity and to minimize eddy current that may be induced by inductive coupling with high frequency electrical signals from, to, or between semiconductor dies or redistribution wiring interconnects to be subsequently placed in proximity. - The
silicon substrate 410 may include a two-dimensional array (such as a rectangular array) of die areas. Each die area may correspond to the area of a bridge die that may be subsequently formed. An array of deep trenches having a depth greater than 20 microns may be formed within each die area of thesilicon substrate 410. For example, a hard mask layer (such as a silicon nitride layer and/or a borosilicate glass layer) may be formed on over the front-sideinsulating layer 420, and a photoresist layer may be applied over the hard mask layer. The photoresist layer may be lithographically patterned to form an array of openings therethrough, and the pattern of the openings may be transferred into the hard mask layer. An anisotropic etch that uses the hard mask (and optionally the patterned photoresist layer) as an etch mask may be performed to form the deep trenches that vertically extend through the front-sideinsulating layer 420 and from the front-side surface of thesilicon substrate 410 toward the backside of thesilicon substrate 410. The photoresist layer may be consumed during the anisotropic etch process, and the hard mask layer may be subsequently removed, for example, using a wet etch process. An array of openings, which are herein referred to as deep trenches, vertically extend through the front-sideinsulating layer 420 and from the front-side surface of thesilicon substrate 410 toward the backside surface of thesilicon substrate 410. - The depth of the deep trenches may be in a range from 10 microns to 100 microns, such as from 20 microns to 60 microns, although lesser and greater depths may also be used. The maximum lateral dimension of each deep trench (such as a diameter) may be in a range from 3 microns to 30 microns, such as from 6 microns to 15 microns, although lesser and greater maximum lateral dimensions may also be used. Generally, the maximum lateral dimension for the deep trenches is selected to be large enough to provide deep etching into the
silicon substrate 410, and is selected to be small enough to provide filling of the deep trenches with a combination of a through-substrate insulating spacer 412 and a through-substrate via (TSV)structure 414. The deep trenches may be formed in rows (i.e., one-dimensional arrays) with a one-dimensional periodicity, or may be formed as a two-dimensional array, which may be a periodic two-dimensional array (such as a rectangular array or a hexagonal array). The center-to-center distance between neighboring pairs of deep trenches may be in a range from 6 microns to 60 microns. - Referring to
FIG. 1B , die-side dielectric material layers 426 may be deposited over the front-sideinsulating layer 420 and the array ofTSV structures 414. Each of the die-side dielectric material layers 426 can include a dielectric material such as silicon oxide, porous or non-porous organosilicate glass, silicon carbon nitride, silicon nitride, or any other interconnect-level dielectric material known in the art. The total thickness of the die-side dielectric material layers 426 may be in a range from 200 nm to 10,000 nm, such as from 400 nm to 5,000 nm, although lesser and greater thicknesses may also be used. - Die-side
metal interconnect structures 424 can be formed within the die-side dielectric material layers 426, for example, by forming line cavities, via cavities, and/or integrated line and via cavities at each level of the die-side dielectric material layers, by depositing at least one conductive material in the various cavities at each level, and by planarizing the at least one conductive material at each level. The die-sidemetal interconnect structures 424 can include metal line structures, metal via structures, metal pad structures, and/or integrated metal line and via structures. Back-end-of-line (BEOL) processing steps such as deep ultraviolet (DUV) lithography and dual damascene metal deposition and planarization processes can be performed to form the die-sidemetal interconnect structures 424 in the die-side dielectric material layers 426. The line width of the die-side dielectric material layers 426 can be in a range from 50 nm to 500 nm, such as from 100 nm to 250 nm, although lesser and greater widths can also be employed. The spacing between minimum-pitch lines can be in a range from 50 nm to 500 nm, such as from 100 nm to 250 nm, although lesser and greater widths can also be employed. Die-side metal pads 428 can be formed at the topmost level of the die-side dielectric material layers 426. In one embodiment, the die-side metal pads 428 may include copper pads or copper pillars that may be employed as microbumps. In one embodiment, the die-side metal pads 428 may have a maximum lateral dimension (such as a diameter) in a range from 10 microns to 50 microns, and may have a height in a range from 5 microns to 50 microns. - Referring to
FIG. 1C , acarrier substrate 300 may be attached to the front-side surface of the structure ofFIG. 1B that includes surfaces of the die-side metal pads 428. Anadhesive layer 301 may be used to attach thecarrier substrate 300 to the surfaces of the die-side metal pads 428. Thecarrier substrate 300 may have a same size as thesilicon substrate 410. - In one embodiment, the
carrier substrate 300 may include an optically transparent material such as glass or sapphire. In such embodiments, theadhesive layer 301 may include a light-to-heat conversion (LTHC) layer that may be deposited on the planar surface including the top surfaces of the die-side metal pads 428 and the die-sidedielectric material layer 426. The LTHC layer is a solvent-based coating applied using a spin coating method, and forms a layer that converts ultraviolet light to heat to cause the material to lose adhesion. For example, the LTHC layer may include Light-To-Heat Conversion Release Coating (LTHC) Ink™ that is commercially available from The 3M Company®. Alternatively, theadhesive layer 301 may include a thermally decomposing adhesive material. For example, theadhesive layer 301 may include an acrylic pressure-sensitive adhesive that decomposes at an elevated temperature. The debonding temperature of the thermally decomposing adhesive material may be in a range from 150 degrees to 200 degrees. - Referring to
FIG. 1D , the backside of thesilicon substrate 410 may be thinned until bottom surfaces of theTSV structures 414 are physically exposed. The thinning of thesilicon substrate 410 may be effected, for example, by grinding, polishing, an isotropic etch process, an anisotropic etch process, or a combination thereof. For example, a combination of a grinding process, an isotropic etch process, and a polishing process may be used to thin the backside of thesilicon substrate 410. The thickness of thesilicon substrate 410 after thinning may be in a range from 10 microns to 100 microns, such as from 20 microns to 60 microns. The thickness of thesilicon substrate 410 after thinning is thick enough to provide sufficient mechanical strength to thesilicon substrate 410 after thinning, and is thin enough to physically expose backside surfaces (i.e., bottom surfaces) of theTSV structures 414. - Referring to
FIG. 1E , the backside surface of thesilicon substrate 410 may be vertically recessed relative to the physically exposed end surfaces of theTSV structures 414 and cylindrical portions of through-substrate insulating spacer 412 that laterally surround a respective one of theTSV structures 414. In one embodiment, a wet etch process that selectively etches silicon in thesilicon substrate 410 relative to the metallic material(s) of theTSV structures 414 and the dielectric material of the through-substrate insulating spacer 412 may be used. In an illustrative example, a wet etch process using a KOH solution may be used to vertically recess the backside surface of thesilicon substrate 410. The vertical recess distance of the backside surface of thesilicon substrate 410 may be in a range from 100 nm to 1,000 nm, such as from 200 nm to 500 nm, although lesser and greater vertical recess distances may also be used. - Referring to
FIG. 1F , at least one dielectric material such as silicon nitride and/or silicon oxide may be deposited over the recessed backside surface of thesilicon substrate 410 and over the physically exposed end surfaces of theTSV structures 414. The at least one dielectric material may be planarized, for example, by chemical mechanical planarization to physically expose the end surfaces of theTSV structures 414. The remaining portions of the at least one dielectric material forms abackside insulating layer 431. The physically exposed horizontal surface of thebackside insulating layer 431 may be located within a same horizontal plane as physically exposed end surfaces of theTSV structures 414. The thickness of thebackside insulating layer 431 may be in a range from 100 nm to 1,000 nm, such as from 200 nm to 500 nm, although lesser and greater thicknesses may also be used. - Package-side
dielectric material layer 432 may be deposited over thebackside insulating layer 431 and the array ofTSV structures 414. The package-side dielectric material layers 431 can include a dielectric material such as silicon oxide, porous or non-porous organosilicate glass, silicon carbon nitride, silicon nitride, or any other interconnect-level dielectric material known in the art. The thickness of the package-side dielectric material layers 432 may be in a range from 200 nm to 10,000 nm, such as from 400 nm to 5,000 nm, although lesser and greater thicknesses may also be used. - Package-
side metal pads 438 can be formed through thebackside insulating layer 431 on the backside surfaces of the array ofTSV structures 414. In one embodiment, the package-side metal pads 438 may include copper pads or copper pillars that may be employed as microbumps. In one embodiment, the package-side metal pads 438 may have a maximum lateral dimension (such as a diameter) in a range from 10 microns to 50 microns, and may have a height in a range from 5 microns to 50 microns. - Referring to
FIG. 1G , theadhesive layer 301 may be decomposed, for example, by ultraviolet radiation or by a thermal anneal at a debonding temperature. In embodiments in which thecarrier substrate 300 includes an optically transparent material and theadhesive layer 301 includes an LTHC layer, the adhesive layer may be decomposed by irradiating ultraviolet light through the transparent carrier substrate. The LTHC layer may be absorb the ultraviolet radiation and generate heat, which decomposes the material of the LTHC layer and cause the transparent carrier substrate to be detached from the assembly including thesilicon substrate 410. In embodiments in which theadhesive layer 301 includes a thermally decomposing adhesive material, a thermal anneal process at a debonding temperature may be performed to detach the assembly including thesilicon substrate 410 from thecarrier substrate 300. Thecarrier substrate 300 may be detached from the assembly of thesilicon substrate 410, theTSV structures 414, the through-substrate insulating spacer 412, thebackside insulating layer 431, the die-side metal pads 428, the die-sidedielectric material layer 426, the package-side metal pads 438, and the package-sidedielectric material layer 432. The assembly including thesilicon substrate 410 may be subsequently diced along dicing channels by performing a dicing process. The dicing channels are schematically represented as dotted lines. The dicing channels correspond to the boundaries between neighboring pairs of die areas DA. - Referring to
FIG. 1H , each diced portion of the assembly including thesilicon substrate 410 constitutes abridge die 405. A die attach film (DAF) 321 may be attached to the physically exposed planar surfaces of the package-side metal pads 438 and the package-sidedielectric material layer 432 of each bridge die 405. In an alternative embodiment, theDAF 321 may be applied to the planar surfaces of the package-side metal pads 438 and the package-sidedielectric material layer 432 prior to dicing of the assembly including thesilicon substrate 410 into the bridge dies 405. - In one embodiment, a double-side thermal release tape may be used to provide the
DAF 321. For example, the double-side thermal release tape may be provided as a five-layer stack that includes a first release liner, a pressure-sensitive adhesive, a polyester film, a thermal-release adhesive, and a second release liner. The first release liner may be peeled off and discarded, and the pressure-sensitive adhesive of theDAF 321 may be attached to the physically exposed planar surfaces of the package-side metal pads 438 and the package-sidedielectric material layer 432 by pressing down. The second release layer may be subsequently removed. The DAF may include a stack including, from bottom to top, the pressure-sensitive adhesive, the polyester film, and the thermal-release adhesive. In an illustrative example, the thickness of the pressure-sensitive adhesive may be about 10 microns, the thickness of the polyester film may be in a range from 50 microns to 100 microns, and the thickness of the thermal-release adhesive may be in a range from 30 microns to 60 microns. The debonding temperature of the thermal-release adhesive may be about 170 degrees Celsius. An example of a commercially available double-side thermal release tape is Revalpha™ provided by Nitto Denko™. Each bridge die 405 may include asilicon substrate 410,TSV structures 414, a through-substrate insulating spacer 412, abackside insulating layer 431, die-side metal pads 428, a die-sidedielectric material layer 426, package-side metal pads 438, a package-sidedielectric material layer 432, and aDAF 321. As discussed above, in some embodiments, the package sidedielectric material layer 432 may be a unitary structure with thebackside insulating layer 431. A first surface of eachDAF 321 may be attached to the package-side metal pads 438 of a respective bridge die 405. - Referring to
FIGS. 2A-2C , afirst carrier substrate 350 is illustrated, which may be a transparent carrier substrate (such as a glass substrate or a sapphire substrate). In one embodiment, thefirst carrier substrate 350 may have a diameter in a range from 150 mm to 450 mm, or may be provided as a panel such as rectangular panel. Asacrificial matrix layer 360 may be formed over thefirst carrier substrate 350. Thesacrificial matrix layer 360 may include a material that may be removed selective to the material of thefirst carrier substrate 350. For example, if thefirst carrier substrate 350 includes a transparent dielectric material or a metal, thesacrificial matrix layer 360 may include a semiconductor material such as polysilicon or a polymer material. The thickness of thesacrificial matrix layer 360 may be about the same as the thickness of the bridge die 405. For example, the thickness of thesacrificial matrix layer 360 may be in a range from 50 microns to 400 microns, such as from 100 microns to 200 microns, although lesser and greater thicknesses may also be used. - A photoresist layer (not shown) may be applied over the top surface of the
sacrificial matrix layer 360, and may be lithographically patterned to form an array of openings within each die area DA. The die areas DA may be arranged as a rectangular periodic array across thefirst carrier substrate 350. The pattern of the openings within each die area DA may be arranged such that the openings laterally surround an area in which abridge die 405 is to be subsequently placed. The pattern of the openings in the photoresist layer may be transferred through thesacrificial matrix layer 360 using an anisotropic etch process that etches the material of thesacrificial matrix layer 360 selective to the material of thefirst carrier substrate 350. An array of viacavities 359 may be formed through thesacrificial matrix layer 360 within each die area. The photoresist layer may be subsequently removed, for example, by ashing. - In one embodiment, via
cavities 359 within each die area DA may be arranged such that the viacavities 359 laterally surrounds a rectangular area that is greater than the size of a bridge die provided at the processing steps ofFIG. 1G . The lateral dimension (such as the diameter) of each viacavity 359 may be in a range from 10 microns to 120 microns, such as from 20 microns to 60 microns, although lesser and greater lateral dimensions may also be used. - Referring to
FIGS. 3A-3C , at least one conductive material such as a combination of a metallic nitride liner material (e.g., TiN, TaN, WN, or a combination thereof) and a metallic fill material (such as W, Mo, Co, Ru, Cu, or any other transition metal) may be deposited in the viacavities 359 formed through thesacrificial matrix layer 360. Excess portions of the at least one conductive material may be removed from above the horizontal plane including the top surface of thesacrificial matrix layer 360 by performing a planarization process such as a chemical mechanical planarization process. Remaining portions of the at least one conductive material that fill the viacavities 359 constitute through-integrated-fan-out via (TIV)structures 486, which are conductive via structures that vertically extend through the fan-out silicon interposer to be subsequently completed. - The
sacrificial matrix layer 360 may be subsequently removed selective to thefirst carrier substrate 350 and theTIV structures 486. For example, if thefirst carrier substrate 350 includes a glass substrate or a sapphire substrate, and if thesacrificial matrix layer 360 includes a semiconductor material such as polysilicon, a wet etch process using a KOH solution may be performed to remove thesacrificial matrix layer 360 selective to thefirst carrier substrate 350 and theTIV structures 486. - Referring to
FIGS. 4A-4C , the bridge dies 405 provided at the processing steps ofFIG. 1G may be attached to thefirst carrier substrate 350 such that theDAF 321 contacts the top surface of thefirst carrier substrate 350. A second surface of eachDAF 321 may be attached to thefirst carrier substrate 350. Each bridge die 405 may be placed within a respective die area DA, and may be laterally surrounded by a respective array ofTIV structures 486. Each bridge die 405 may be disposed over thefirst carrier substrate 350 such that the package-side metal pads 438 are more proximal to thefirst carrier substrate 350 interposer than theTSV structures 414 are to thefirst carrier substrate 350. - Placement of the bridge dies 405 on the
first carrier substrate 350 may be performed using a pick and place apparatus. The overlay variations in the alignment of a bridge die 405 to an array ofTIV structures 486 within the die area DA in which the bridge die 405 is placed may be determined by the overlay accuracy of the pick and place apparatus that is used to place the bridge die 405. Typical commercially available pick and place apparatuses provide overlay variations on the order of 5 microns, although more expensive pick and place apparatuses may provide lesser overlay variations. Each bridge die 405 may be attached to thefirst carrier substrate 350 through arespective DAF 321. - Referring to
FIG. 5 , an encapsulant, such as an epoxy molding compound (EMC) may be applied to the gaps between the bridge dies 405 and theTIV structures 486. The EMC includes an epoxy-containing compound that may be hardened (i.e., cured) to provide a dielectric material portion having sufficient stiffness and mechanical strength. The EMC may include epoxy resin, hardener, silica (as a filler material), and other additives. The EMC may be provided in a liquid form or in a solid form depending on the viscosity and flowability. Liquid EMC typically provides better handling, good flowability, less voids, better fill, and less flow marks. Solid EMC typically provides less cure shrinkage, better stand-off, and less die drift. A high filler content (such as 85% in weight) within an EMC may shorten the time in mold, lower the mold shrinkage, and reduce the mold warpage. Uniform filler size distribution in the EMC may reduce flow marks, and may enhance flowability. The curing temperature of the EMC may be lower than the release (debonding) temperature of theDAF 321. For example, the curing temperature of the EMC may be in a range from 125° C. to 150° C. - The EMC may be cured at a curing temperature to form an EMC matrix that laterally encloses each of the bridge dies 405 and the
TIV structures 486. The EMC matrix includes a plurality of epoxy molding compound (EMC) interposer frames 460 that are laterally adjoined to one another. EachEMC interposer frame 460 is located within a respective die area DA, and laterally surrounds and may be formed around a respective bridge die 405 and a respective array ofTIV structures 486. Excess portions of the EMC may be removed from above the horizontal plane including the top surfaces of the bridge die 405 and theTIV structures 486 by a planarization process, which may use chemical mechanical planarization. - Referring to
FIG. 6 , die-side redistribution structures 470 may be formed on the bridge dies 405 and theTIV structures 486. Specifically, a die-side redistribution structure 470 may be formed within each die area DA of the assembly including the bridge dies 405, the EMC interposer frames 460, and theTIV structures 486. The die-side redistribution structures 470 are redistribution structures that are formed on the die side, i.e., the side that faces semiconductor dies to be subsequently attached, with respect to the assembly of the bridge dies 405, the EMC interposer frames 460, and theTIV structures 486. - Each die-
side redistribution structure 470 may include die-side redistributiondielectric layers 472, die-side redistribution wiring interconnects 474, and die-side bonding pads 478. The die-side redistributiondielectric layers 472 include a respective dielectric polymer material such as polyimide (PI), benzocyclobutene (BCB), or polybenzobisoxazole (PBO). Each die-sideredistribution dielectric layer 472 may be formed by spin coating and drying of the respective dielectric polymer material. The thickness of each die-sideredistribution dielectric layer 472 may be in a range from 2 microns to 40 microns, such as from 4 microns to 20 microns. Each die-sideredistribution dielectric layer 472 may be patterned, for example, by applying and patterning a respective photoresist layer thereabove, and by transferring the pattern in the photoresist layer into the die-sideredistribution dielectric layer 472 using an etch process such as an anisotropic etch process. The photoresist layer may be subsequently removed, for example, by ashing. - Each of the die-side redistribution wiring interconnects 474 and the die-
side bonding pads 478 may be formed by depositing a metallic seed layer by sputtering, by applying and patterning a photoresist layer over the metallic seed layer to form a pattern of openings through the photoresist layer, by electroplating a metallic fill material (such as copper, nickel, or a stack of copper and nickel), by removing the photoresist layer (for example, by ashing), and by etching portions of the metallic seed layer located between the electroplated metallic fill material portions. The metallic seed layer may include, for example, a stack of a titanium barrier layer and a copper seed layer. The titanium barrier layer may have thickness in a range from 50 nm to 300 nm, and the copper seed layer may have a thickness in a range from 100 nm to 500 nm. The metallic fill material for the die-side redistribution wiring interconnects 474 may include copper, nickel, or copper and nickel. The thickness of the metallic fill material that is deposited for each die-sideredistribution wiring interconnect 474 may be in a range from 2 microns to 40 microns, such as from 4 microns to 10 microns, although lesser or greater thicknesses may also be used. The total number of levels of wiring in each die-side redistribution structure 470 (i.e., the levels of the die-side redistribution wiring interconnects 474) may be in a range from 1 to 10. - The metallic fill material for the die-
side bonding pads 478 may include copper. The thickness of the metallic fill material that is deposited for the die-side bonding pads 478 may be in a range from 5 microns to 100 microns, although lesser or greater thicknesses may also be used. The die-side bonding pads 478 may have horizontal cross-sectional shapes of rectangles, rounded rectangles, or circles. If the die-side bonding pads 478 are formed as C4 (controlled collapse chip connection) pads, the thickness of the die-side bonding pads 478 may be in a range from 5 microns to 50 microns, although lesser or greater thicknesses may also be used. Alternatively, the die-side bonding pads 478 may be configured for microbump bonding (i.e., C2 bonding), and may have a thickness in a range from 30 microns to 100 microns, although lesser or greater thicknesses may also be used. In such an embodiment, the die-side bonding pads 478 may be formed as an array of microbumps (such as copper pillars) having a lateral dimension in a range from 10 microns to 25 microns, and having a pitch in a range from 20 microns to 50 microns. - Referring to
FIG. 7 ,solder material portions 490 may be attached to the die-side bonding pads 478. In embodiments in which the die-side bonding pads 478 include C4 bonding pads, thesolder material portions 490 may be C4 solder balls, i.e., solder material portions in the shapes of balls that may be used for C4 bonding. In embodiments in which the die-side bonding pads 478 include an array of microbumps for C2 bonding, thesolder material portions 490 may be solder caps that wet the entirety of a planar end surface of a respective microbump and have generally hemispherical shapes. In one embodiment, thesolder material portions 490 may comprise an array of cylindrical copper pillars each having a horizontal cross-sectional shape of a circle with a diameter in a range from 10 microns to 25 microns. While the present disclosure is described using an embodiment in which thesolder material portions 490 are represented by spherical C4 solder balls, embodiments are expressly contemplated herein in which thesolder material portions 490 are solder caps having hemispherical shapes. - Referring to
FIG. 8 , at least one semiconductor die (701, 702) may be attached to each die-side redistribution structure 470, which is located within a respective die area DA. Thus, at least one semiconductor die (701, 702) may be electrically connected to a respective bridge die 405 located within a respective die area DA. Each semiconductor die (701, 702) may be bonded to a respective subset of the die-side bonding pads 478 through a respective subset of thesolder material portions 490. In one embodiment, at least one semiconductor die (701, 702) may be attached to the die-side redistribution structure 470 through an array of microbumps. In one embodiment, a plurality of semiconductor dies (701, 702) may be attached to the die-side redistribution structure 470 through an array of microbumps or through arrays of microbumps. In such an embodiment, at least one of the semiconductor dies (701, 702) includes an array ofmicrobumps 778 having the same pitch as the die-side bonding pads 478, which include another array of microbumps. A C2 bonding process that reflows thesolder material portions 490 may be performed after each array ofmicrobumps 778 of the at least one of the semiconductor dies (701, 702) is disposed over the array ofsolder material portions 490. - At least one
underfill material portion 492 may be formed around each bonded array ofsolder material portions 490. Eachunderfill material portion 492 may be formed by injecting an underfill material around the array ofsolder material portions 490 after thesolder material portions 490 are reflowed. Any known underfill material application method may be used, which may be, for example, the capillary underfill method, the molded underfill method, or the printed underfill method. In one embodiment, a plurality of semiconductor dies (701, 702) may be attached to a die-side redistribution structure 470 within each die area DA, and a singleunderfill material portion 492 may continuously extend underneath the plurality of semiconductor dies (701, 702). - The at least one semiconductor die (701, 702) may include any semiconductor die known in the art. In one embodiment, the at least one semiconductor die (701, 702) may include a system-on-chip (SoC) die such as an application processor die. In one embodiment, the at least one semiconductor die (701, 702) may include a plurality of semiconductor dies (701, 702). In one embodiment, the plurality of semiconductor dies (701, 702) may include a first semiconductor die 701 and at least one second semiconductor die 702. In one embodiment, the first semiconductor die 701 may be a central processing unit die, and the at least one second semiconductor die 702 may include a graphic processing unit die. In another embodiment, the first semiconductor die 701 may include a system-on-chip (SoC) die, and the at least one second semiconductor die 702 may include at least one high bandwidth memory (HBM) die, each of which includes a vertical stack of static random access memory dies and provides high bandwidth as defined under JEDEC standards, i.e., standards defined by The JEDEC Solid State Technology Association. The top surfaces of the semiconductor dies (701, 702) that are attached to the die-
side redistribution structures 470 may be positioned within a same horizontal plane. - The die-side
metal interconnect structures 424 can be employed as segments of high-speed inter-die electrically conductive paths between the semiconductor dies (701, 702). Specifically, the combination of the die-side redistribution wire interconnects 474 and the die-sidemetal interconnect structures 424 can be employed to enable high-speed signal transmission between the semiconductor dies (701, 702). In one embodiment, the semiconductor dies (701, 702) may include a system-on-chip (SoC) die and at least one high bandwidth memory die, and the combination of the die-side redistribution wire interconnects 474 and the die-sidemetal interconnect structures 424 may be employed to provide high speed communication between the system-on-chip die and the at least one high bandwidth memory die. Additionally or alternatively, In one embodiment, the semiconductor dies (701, 702) may include a graphic processing unit (GPU) and at least one high bandwidth memory die, and the combination of the die-side redistribution wire interconnects 474 and the die-sidemetal interconnect structures 424 may be employed to provide high speed communication between the graphic processing unit and the at least one high bandwidth memory die. - Referring to
FIG. 9 , another encapsulant, such as an epoxy molding compound (EMC) is applied to the gaps between the semiconductor dies (701, 702). The EMC applied at this processing step may use any of the EMC materials that may be used to form the EMC interposer frames 460 as described above. The EMC is cured at a curing temperature to form an EMC matrix that laterally encloses each of the semiconductor dies (701, 702). The EMC matrix includes a plurality of epoxy molding compound (EMC) dieframes 760 that are laterally adjoined to one another. Each EMC dieframe 760 is located within a respective die area DA, and laterally surrounds and may be formed around a respective set of at least one semiconductor die (701, 702) that is bonded to an underlying die-side redistribution structure 470. Excess portions of the EMC may be removed from above the horizontal plane including the top surfaces of the semiconductor dies (701, 702) by a planarization process, which may use chemical mechanical planarization. Generally, each EMC dieframe 760 laterally surrounds at least one semiconductor die (701, 702). - Referring to
FIG. 10 , asecond carrier substrate 370 may be attached to the semiconductor dies (701, 702) and the EMC die frames 760. A suitable temporaryadhesive layer 371 may be used. The temporaryadhesive layer 371 may include a light-to-heat conversion (LTHC) layer if thesecond carrier substrate 370 includes an optically transparent material. Alternatively, the temporaryadhesive layer 371 may include a thermally deactivated adhesive material. Subsequently, thedie attachment films 321 between the bridge dies 405 and thefirst carrier substrate 350 may be debonded, for example, by performing a thermal anneal process at a temperature that deactivates the thermal-release adhesive. Upon debonding of thedie attachment films 321, thefirst carrier substrate 350 may be detached from an assembly including the bridge dies 405, the EMC interposer frames 460, the die-side redistribution structures 470, and the semiconductor dies (701, 702), for example, by cleaving. - Referring to
FIG. 11 , thedie attachment films 321 may be removed, for example, by cleaning a wet clean process. The physically exposed surfaces of the bridge dies 405 may be vertically recessed from the horizontal plane including the horizontal surfaces of the EMC interposer frames 460 and theTIV structures 486 by a vertical recess distance, which may be the same as the thickness of thedie attachment films 321 prior to removal. For example, the vertical recess distance may be in a range from 50 microns to 200 microns. - Package-
side redistribution structures 440 may be formed on the bridge dies 405, the EMC interposer frames 460, and theTIV structures 486. Specifically, a package-side redistribution structure 440 may be formed within each die area DA of the assembly including the bridge dies 405, the EMC interposer frames 460, and theTIV structures 486. The package-side redistribution structures 440 are redistribution structures that are formed on the substrate side, i.e., the side that faces a package substrate to be subsequently attached, with respect to the assembly of the bridge dies 405, the EMC interposer frames 460, and theTIV structures 486. - Each package-
side redistribution structure 440 may include package-side redistributiondielectric layers 442, package-side redistribution wiring interconnects 444, and package-side bonding pads 448. The package-side redistributiondielectric layers 442 include a respective dielectric polymer material such as polyimide (PI), benzocyclobutene (BCB), or polybenzobisoxazole (PBO). Each package-sideredistribution dielectric layer 442 may be formed by spin coating and drying of the respective dielectric polymer material. The thickness of each package-sideredistribution dielectric layer 442 may be in a range from 2 microns to 40 microns, such as from 4 microns to 20 microns. Each package-sideredistribution dielectric layer 442 may be patterned, for example, by applying and patterning a respective photoresist layer thereabove, and by transferring the pattern in the photoresist layer into the package-sideredistribution dielectric layer 442 using an etch process such as an anisotropic etch process. The photoresist layer may be subsequently removed, for example, by ashing. - Each of the package-side redistribution wiring interconnects 444 and the package-
side bonding pads 448 may be formed by depositing a metallic seed layer by sputtering, by applying and patterning a photoresist layer over the metallic seed layer to form a pattern of openings through the photoresist layer, by electroplating a metallic fill material (such as copper, nickel, or a stack of copper and nickel), by removing the photoresist layer (for example, by ashing), and by etching portions of the metallic seed layer located between the electroplated metallic fill material portions. The metallic seed layer may include, for example, a stack of a titanium barrier layer and a copper seed layer. The titanium barrier layer may have thickness in a range from 50 nm to 300 nm, and the copper seed layer may have a thickness in a range from 100 nm to 500 nm. The metallic fill material for the package-side redistribution wiring interconnects 444 may include copper, nickel, or copper and nickel. The thickness of the metallic fill material that is deposited for each package-sideredistribution wiring interconnect 444 may be in a range from 2 microns to 40 microns, such as from 4 microns to 10 microns, although lesser or greater thicknesses may also be used. The total number of levels of wiring in each package-side redistribution structure 440 (i.e., the levels of the package-side redistribution wiring interconnects 444) may be in a range from 1 to 10. - The metallic fill material for the package-
side bonding pads 448 may include copper. The thickness of the metallic fill material that is deposited for the package-side bonding pads 448 may be in a range from 5 microns to 100 microns, although lesser or greater thicknesses may also be used. The package-side bonding pads 448 may have horizontal cross-sectional shapes of rectangles, rounded rectangles, or circles. If the package-side bonding pads 448 are formed as C4 (controlled collapse chip connection) pads, the thickness of the package-side bonding pads 448 may be in a range from 5 microns to 50 microns, although lesser or greater thicknesses may also be used. - Generally, a package-
side redistribution structure 440 may be formed each combination of abridge die 405 and an encapsulant interposer frame, such as an EMC interposer frame 460 (which is a portion of a continuous EMC matrix that is located within a respective die area DA). The package-side redistribution structure may be formed directly on the package-side metal pads 438 of a respective bridge die 405 and directly on a respectiveEMC interposer frame 460. Each combination of abridge die 405, anEMC interposer frame 460, a set ofTIV structures 486, a die-side redistribution structure 470, and a package-side redistribution structure 440 within a die area DA constitutes a fan-outsilicon interposer 400. - Within each die area DA, the horizontal plane including interfaces between the package-
side metal pads 438 and theTSV structures 414 is more proximal to the at least one semiconductor die (701, 702) than the horizontal plane including the interface between theEMC interposer frame 460 and the package-side redistribution structure 440 is to the at least one semiconductor die (701, 702) by the sum of the thickness of the die attachfilm 321 and the thickness of the package-side metal pads 438. The horizontal plane including interfaces between the package-side metal pads 438 and the package-side redistribution structure 440 is more proximal to the at least one semiconductor die (701, 702) than the horizontal plane including the interface between theEMC interposer frame 460 and the package-side redistribution structure 440 is to the at least one semiconductor die (701, 702) by the thickness of the die-attach film 321 (which is removed at the processing steps ofFIG. 8 ). - Each fan-out
silicon interposer 400 comprises through-integrated-fan-out via (TIV)structures 486 that vertically extends through theEMC interposer frame 460 and electrically connecting a respective package-sideredistribution wire interconnect 444 in the package-side redistribution structure 440 to a respective die-sideredistribution wire interconnect 474 in the die-side redistribution structure 470. In one embodiment, the horizontal plane including interfaces between the package-side metal pads 438 and theTSV structures 414 is more proximal to the at least one semiconductor die (701, 702) than a horizontal plane including interfaces between theTIV structures 486 and the package-side redistribution structure 440 is to the at least one semiconductor die (701, 702) by the sum of the thickness of the die attachfilm 321 and the thickness of the package-side metal pads 438. The horizontal plane including interfaces between the package-side metal pads 438 and the package-side redistribution structure 440 is more proximal to the at least one semiconductor die (701, 702) than the horizontal plane including the interfaces between theTIV structures 486 and the package-side redistribution structure 440 is to the at least one semiconductor die (701, 702) by the thickness of the die-attach film 321 (which is removed at the processing steps ofFIG. 8 ). Thus, interfaces between theTIV structures 486 and the package-side redistribution structure 440 are vertically offset from interfaces between the package-side metal pads 438 and the package-side redistribution structure 440 by the thickness of the die attachfilm 321. - Within each die area DA, the fan-out
silicon interposer 400 comprises die-side metal pads 428 contacting theTSV structures 414 and located between theTSV structures 414 and the at least one semiconductor die (701, 702). The die-side metal pads 428 may contact the die-side redistribution wiring interconnects 474. Interfaces between theTIV structures 486 and the die-side redistribution structure 470 are located within the same horizontal plane as interfaces between the die-side metal pads 428 and the die-side redistribution structure 470. -
Solder material portions 450 may be attached to the package-side bonding pads 448. In embodiments in which the package-side bonding pads 448 include C4 bonding pads, thesolder material portions 450 may be C4 solder balls, i.e., solder material portions in the shapes of balls that may be used for C4 bonding. In embodiments in which the package-side bonding pads 448 include an array of microbumps for C2 bonding, thesolder material portions 450 may be solder caps that wet the entirety of a planar end surface of a respective microbump and have generally hemispherical shapes. - Referring to
FIG. 12 , the assembly of a two-dimensional array of fan-outsilicon interposers 400, a two-dimensional array of semiconductor dies (701, 702), and a two-dimensional array of EMC dieframes 760 may be detached from thesecond carrier substrate 370. The temporary adhesive layer (not shown) located between thesecond carrier substrate 370 and the two-dimensional array of EMC dieframes 760 may be debonded by a suitable method, which may use irradiation of ultraviolet radiation onto the temporary adhesive layer or a thermal anneal. Subsequently, the assembly of a two-dimensional array of fan-outsilicon interposers 400, a two-dimensional array of semiconductor dies (701, 702), and a two-dimensional array of EMC dieframes 760 may be diced along dicing channels. - Referring to
FIG. 13 , a diced unit formed by singulation of the structure ofFIG. 12 is illustrated. The diced unit includes a fan-outsilicon interposer 400, at least one semiconductor die (701, 702) that is attached to the fan-outsilicon interposer 400 through an array ofsolder material portions 490, and anEMC die frame 760. Generally, a fan-outsilicon interposer 400 may include a bridge die 405 including an array of through-silicon via (TSV)structures 414; an epoxy molding compound (EMC)interposer frame 460 that laterally surrounds the bridge die 405; a die-side redistribution structure 470 including die-side bonding pads 478 to which at least one semiconductor die (701, 702) is attached; package-side metal pads 438 contacting package-side end surfaces of the array ofTSV structures 414; and a package-side redistribution structure 440 located on the package-side metal pads 438 at an opposite side of the die-side redistribution structure 470 relative to the bridge die 405. - Each sidewall of the fan-out
silicon interposer 400 and the EMC dieframe 760 may be formed by dicing, e.g., by cutting through the materials of theEMC interposer frame 460 and the EMC dieframe 760. As such, the sidewalls of the EMC dieframe 760 may be vertically coincident with sidewalls of theEMC interposer frame 460. In other words, each sidewall of the EMC dieframe 760 may be located entirely within a two-dimensional Euclidean vertical plane that includes a sidewall of theEMC interposer frame 460, and each sidewall of theEMC interposer frame 460 may be located entirely within a two-dimensional Euclidean vertical plane that includes a sidewall of the EMC dieframe 760. - Referring to
FIG. 14 , apackage substrate 200 may be provided. Thepackage substrate 200 may be a cored package substrate including acore substrate 210, or a coreless package substrate that does not include a package core. Thecore substrate 210 may include a glass epoxy plate including an array of through-plate holes. An array of through-core viastructures 214 including a metallic material may be provided in the through-plate holes. Each through-core viastructure 214 may, or may not, include a cylindrical hollow therein. Optionally,dielectric liners 212 may be used to electrically isolate the through-core viastructures 214 from thecore substrate 210. - The
package substrate 200 may include board-side surface laminar circuit (SLC) 240 and a chip-side surface laminar circuit (SLC) 260. The board-side SLC 240 may include board-side insulating layers 242 with board-side wiring interconnects 244 formed therein. The chip-side SLC 260 may include chip-side insulating layers 262 with chip-side wiring interconnects 264 formed therein. The board-side insulating layers 242 and the chip-side insulating layers 262 may include a photosensitive epoxy material that may be lithographically patterned and subsequently cured. The board-side wiring interconnects 244 and the chip-side wiring interconnects 264 may include copper that may be deposited by electroplating within patterns in the board-side insulating layers 242 or the chip-side insulating layers 262. An array of board-side bonding pads 248 may be electrically connected to the board-side wiring interconnects 244, and may be configured to allow bonding through solder balls. An array of chip-side bonding pads 268 may be electrically connected to the chip-side wiring interconnects 264, and may be configured to allow bonding through C4 solder balls. - The
solder material portions 450 attached to the package-side bonding pads 448 of an assembly of a fan-outsilicon interposer 400, at least one semiconductor die (701, 702), and anEMC die frame 760 may be disposed on the array of the chip-side bonding pads 268 of thepackage substrate 200. A reflow process may be performed to reflow thesolder material portions 450, thereby inducing bonding between the fan-outsilicon interposer 400 and thepackage substrate 200. In one embodiment, thesolder material portions 450 may include C4 solder balls, and the assembly of the fan-outsilicon interposer 400, the at least one semiconductor die (701, 702), and the EMC dieframe 760 may be attached to thepackage substrate 200 using an array of C4 solder balls. Anunderfill material portion 292 may be formed around thesolder material portions 450 by applying and shaping an underfill material. Optionally, astabilization structure 294, such as a cap structure or a ring structure, may be attached to the assembly of the fan-outsilicon interposer 400, the at least one semiconductor die (701, 702), the EMC dieframe 760, and thepackage substrate 200 to reduce deformation of the assembly during subsequent processing steps and/or during usage of the assembly. - Referring to
FIG. 15 , a printed circuit board (PCB) 100 including aPCB substrate 110 andPCB bonding pads 180 may be provided. ThePCB 100 includes a printed circuitry (not shown) at least on one side of thePCB substrate 110. An array ofsolder joints 190 may be formed to bond the array of board-side bonding pads 248 to the array ofPCB bonding pads 180. The solder joints 190 may be formed by disposing an array of solder balls between the array of board-side bonding pads 248 and the array ofPCB bonding pads 180, and by reflowing the array of solder balls. Anunderfill material portion 192 may be formed around the solder joints 190 by applying and shaping an underfill material. Thepackage substrate 200 is attached to thePCB 100 through the array of solder joints 190. - Referring to
FIG. 16 , a set of general processing steps for forming a chip package structure is illustrated according to an embodiment of the present disclosure. Referring to step 1610, an array of through-silicon via (TSV)structures 414 may be formed through asilicon substrate 410. Referring to step 1620, package-side metal pads 438 are formed on backside surfaces of the array ofTSV structures 414. A bridge die 405 is provided. Referring to step 1630, the bridge die 405 is disposed over acarrier substrate 350 such that the package-side metal pads 438 are more proximal to thecarrier substrate 350 than theTSV structures 414 are to thecarrier substrate 350. Referring to step 1640, an epoxy molding compound (EMC)interposer frame 460 is formed around the bridge die 405 and over thecarrier substrate 350. Referring to step 1650, a die-side redistribution structure 470 is formed over the bridge die 405 and theEMC interposer frame 460. Referring to step 1660, at least one semiconductor die (701, 702) is attached to the die-side redistribution structure 470. Referring to step 1670, thecarrier substrate 350 is removed from an assembly comprising the bridge die 405, the die-side redistribution structure 470, and the at least one semiconductor die (701, 702). Referring to step 1680, a package-side redistribution structure 440 is formed on the package-side metal pads 438 and on theEMC interposer frame 460. - Referring to
FIG. 17 , another set of general processing steps for forming a chip package structure is illustrated according to an embodiment of the present disclosure. Referring to step 1601, viastructures 414 are formed through an upper portion of asilicon substrate 410. Referring to step 1602, die-sidemetal interconnect structures 424 are formed over the viastructures 414. Referring to step 1610, an array of through-silicon via (TSV)structures 414 may be formed through asilicon substrate 410. Referring to step 1620, package-side metal pads 438 are formed on backside surfaces of the array ofTSV structures 414. A bridge die 405 is provided. Referring to step 1630, the bridge die 405 is disposed over acarrier substrate 350 such that the package-side metal pads 438 are more proximal to thecarrier substrate 350 than theTSV structures 414 are to thecarrier substrate 350. Referring to step 1640, an epoxy molding compound (EMC)interposer frame 460 is formed around the bridge die 405 and over thecarrier substrate 350. Referring to step 1650, a die-side redistribution structure 470 is formed over the bridge die 405 and theEMC interposer frame 460. Referring to step 1660, at least one semiconductor die (701, 702) is attached to the die-side redistribution structure 470. Subsequently, steps 1670 and 1680 inFIG. 16 may be optionally performed as needed. - Referring to all drawings and according to various embodiments of the present disclosure, a fan-out
silicon interposer 400 is provided. The fan-outsilicon interposer 400 comprises: a bridge die 405 including an array of through-silicon via (TSV)structures 414 extending through asilicon substrate 410; an encapsulant interposer frame such as an epoxy molding compound (EMC)interposer frame 460 that laterally surrounds the bridge die 405; a die-side redistribution structure 470 including die-side bonding pads 478 to which the at least one semiconductor die (701, 702) is attached; package-side metal pads 438 contacting package-side end surfaces of the array ofTSV structures 414; and a package-side redistribution structure 440 located on the package-side metal pads 438 at an opposite side of the die-side redistribution structure 470 relative to the bridge die 405. - According to an embodiment of the present disclosure: a fan-out
silicon interposer 400 is provided. The fan-outsilicon interposer 400 comprises: a bridge die 405 including an array of through-silicon via (TSV)structures 414; package-side metal pads 438 contacting end surfaces of the array ofTSV structures 414; an encapsulant, such as anEMC interposer frame 460 that laterally surrounds the bridge die 405; through-integrated-fan-out via (TIV)structures 486 that vertically extends through theEMC interposer frame 460; a package-side redistribution structure 440 located on the package-side metal pads 438; and a die-side redistribution structure 470 located between the bridge die 405 and the at least one semiconductor die (701, 702) and including die-side bonding pads 478 to which the at least one semiconductor die (701, 702) is attached. - The various structures and methods of the present disclosure may be used to provide a fan-out
silicon interposer 400, which may have formed therein a bridge die 405 that contains an array ofTSV structures 414 and an array ofTIV structures 486. Variations in alignment between the array ofTSV structures 414 and the array ofTIV structures 486 are inherent because the bridge die 405 is placed among the array ofTIV structures 486 by a pick and place operation. The impact of the alignment variations between the array ofTSV structures 414 and the array ofTIV structures 486 at the time of formation of the package-side redistribution structure 440 may be minimized through use of the package-side metal pads 438. The package-side metal pads 438 contact end surfaces of the array ofTSV structures 414 and has a greater area than the end surfaces of the array ofTSV structures 414. Thus, the package-side metal pads 438 provide a greater contact area than the end surface of a respectiveunderlying TSV structure 414 during formation of the package-side redistribution wiring interconnects 444. The impact of overlay variations between the bridge die 405 and theTIV structures 486 is reduced through use of the package-side metal pads 438. The fan-outsilicon interposer 400 may be manufactured with a higher process yield, and may provide enhanced reliability during lifetime. - The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. A fan-out silicon interposer comprising:
a bridge die including an array of through-silicon via (TSV) structures extending through a silicon substrate and comprising metal pads;
through-integrated-fan-out via (TIV) structures located aside the bridge die;
an encapsulant that laterally surrounds the bridge die and the TIV structures;
a first redistribution structure located on the bridge die; and
a second redistribution structure located at an opposite side of the first redistribution structure relative to the bridge die, wherein the metal pads are located between the array of TSV structures and the second redistribution structure.
2. The fan-out silicon interposer of claim 1 , wherein the TIV structures vertically extend through the encapsulant and electrically connects a respective first redistribution wiring interconnect in the first redistribution structure to a respective second redistribution wiring interconnect in the second redistribution structure.
3. The fan-out silicon interposer of claim 1 , wherein the bridge die comprises metal interconnect structures electrically connecting a respective one of the TSV structures and a respective one of the metal pads.
4. The fan-out silicon interposer of claim 3 , wherein the metal interconnect structures comprise a combination of metal line structures and metal via structures, or integrated metal line and via structures.
5. The fan-out silicon interposer of claim 1 , wherein the bridge die comprises additional metal pads contacting an end surface of a respective one of the TSV structures and having a greater width than the end surface of the respective one of the TSV structures.
6. The fan-out silicon interposer of claim 5 , wherein a horizontal plane including interfaces between the additional metal pads and the TSV structures is more proximal to the second redistribution structure than a horizontal plane including an interface between the encapsulant and the first redistribution structure is to the second redistribution structure.
7. The fan-out silicon interposer of claim 5 , wherein a horizontal plane including interfaces between the additional metal pads and the TSV structures is more proximal to the second redistribution structure than a horizontal plane including interfaces between the TIV structures and the first redistribution structure is to the second redistribution structure.
8. The fan-out silicon interposer of claim 5 , wherein interfaces between the TIV structures and the second redistribution structure are located within a same horizontal plane as interfaces between the metal pads and the second redistribution structure.
9. The fan-out silicon interposer of claim 5 , wherein:
each of the TSV structures is laterally surrounded by a respective cylindrical portion of a through-substrate insulating spacer; and
the silicon substrate is vertically spaced from a horizontal plane including interfaces between the additional metal pads and the TSV structures by a backside insulating layer that laterally surrounds the cylindrical portions of the through-substrate insulating spacer.
10. A fan-out silicon interposer comprising:
a bridge die including an array of through-silicon via (TSV) structures extending through a silicon substrate, first metal pads contacting first end surfaces of the array of TSV structures, and a first dielectric material layer that laterally surrounds the first metal pads;
an encapsulant that laterally surrounds the bridge die;
a first redistribution structure comprising first redistribution wiring interconnects that contact the first metal pads with a non-zero alignment overlay; and
a second redistribution structure including second metal pads and located at an opposite side of the first redistribution structure relative to the bridge die.
11. The fan-out silicon interposer of claim 10 , wherein one of the first metal pads contacts an end surface of a respective one of the TSV structures and has a greater horizontal cross-sectional area than the end surface of the respective one of the TSV structures.
12. The fan-out silicon interposer of claim 10 , wherein a horizontal plane including interfaces between the first metal pads and the TSV structures is more proximal to the second redistribution structure than a horizontal plane including an interface between the encapsulant and the first redistribution structure is to the second redistribution structure.
13. The fan-out silicon interposer of claim 10 , further comprising through-integrated-fan-out via (TIV) structures that vertically extends through the encapsulant and electrically connecting a respective first redistribution wiring interconnect in the first redistribution structure to a respective second redistribution wiring interconnect in the second redistribution structure.
14. The fan-out silicon interposer of claim 13 , wherein a horizontal plane including interfaces between the first metal pads and the first redistribution structure is more proximal to the second redistribution structure than the horizontal plane including the interfaces between the TIV structures and the first redistribution structure is to the second redistribution structure.
15. The fan-out silicon interposer of claim 10 , wherein the bridge die comprises metal interconnect structures providing electrically connection between a respective one of the TSV structures and respective one of the second metal pads.
16. The fan-out silicon interposer of claim 10 , wherein:
the second pads comprises an array of microbumps; and
the first redistribution structure comprises first bonding pads that include an array of C4 bonding pads, wherein the first bonding pads are electrically connected to a respective one of the first metal pads through first redistribution wiring interconnects in the first redistribution structure.
17. A fan-out silicon interposer comprising:
a bridge die including an array of through-silicon via (TSV) structures extending through a silicon substrate, first metal pads contacting first end surfaces of the array of TSV structures, and a first dielectric material layer that laterally surrounds the first metal pads;
an encapsulant that laterally encapsulates the bridge die and the first metal pads;
a first redistribution structure located on the first metal pads and contacting the first dielectric material layer of the bridge die; and
a second redistribution structure including second bonding pads and located at an opposite side of the first redistribution structure relative to the bridge die.
18. The fan-out silicon interposer of claim 1 , wherein each of the first metal pads contacts an end surface of a respective one of the TSV structures and has a greater horizontal cross-sectional area than the end surface of the respective one of the TSV structures.
19. The fan-out silicon interposer of claim 18 , wherein a sidewall of the first dielectric material layer is in direct contact with the encapsulant.
20. The fan-out silicon interposer of claim 18 , wherein the first redistribution structure comprises first redistribution wiring interconnects that contact the first metal pads with a non-zero alignment overlay.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/953,135 US20230020959A1 (en) | 2020-05-28 | 2022-09-26 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/885,384 US11296032B2 (en) | 2020-05-28 | 2020-05-28 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
US17/032,265 US11456245B2 (en) | 2020-05-28 | 2020-09-25 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
US17/953,135 US20230020959A1 (en) | 2020-05-28 | 2022-09-26 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/032,265 Continuation US11456245B2 (en) | 2020-05-28 | 2020-09-25 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230020959A1 true US20230020959A1 (en) | 2023-01-19 |
Family
ID=78705492
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/032,265 Active 2040-08-10 US11456245B2 (en) | 2020-05-28 | 2020-09-25 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
US17/953,135 Pending US20230020959A1 (en) | 2020-05-28 | 2022-09-26 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/032,265 Active 2040-08-10 US11456245B2 (en) | 2020-05-28 | 2020-09-25 | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US11456245B2 (en) |
TW (1) | TWI827899B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11404379B2 (en) * | 2020-11-17 | 2022-08-02 | International Business Machines Corporation | Structure and method for bridge chip assembly with capillary underfill |
US11823973B2 (en) * | 2021-10-15 | 2023-11-21 | STATS ChipPAC Pte. Ltd. | Package with compartmentalized lid for heat spreader and EMI shield |
TWI805164B (en) * | 2021-12-30 | 2023-06-11 | 宏齊科技股份有限公司 | Vertical type multi-chip device |
US20230369274A1 (en) * | 2022-05-10 | 2023-11-16 | Taiwan Semiconduction Manufacturing Co., Ltd. | Integrated circuit package and method of forming same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10833052B2 (en) * | 2016-10-06 | 2020-11-10 | Micron Technology, Inc. | Microelectronic package utilizing embedded bridge through-silicon-via interconnect component and related methods |
US10763239B2 (en) * | 2017-10-27 | 2020-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-chip wafer level packages and methods of forming the same |
US10930633B2 (en) * | 2018-06-29 | 2021-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Buffer design for package integration |
TWI694566B (en) * | 2019-06-06 | 2020-05-21 | 恆勁科技股份有限公司 | Semiconductor package carrier board and manufacturing method thereof and electronic package |
-
2020
- 2020-09-25 US US17/032,265 patent/US11456245B2/en active Active
-
2021
- 2021-01-04 TW TW110100065A patent/TWI827899B/en active
-
2022
- 2022-09-26 US US17/953,135 patent/US20230020959A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US11456245B2 (en) | 2022-09-27 |
TWI827899B (en) | 2024-01-01 |
US20210375741A1 (en) | 2021-12-02 |
TW202145487A (en) | 2021-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11145622B2 (en) | Discrete polymer in fan-out packages | |
US11296032B2 (en) | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same | |
US11456245B2 (en) | Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same | |
US11646255B2 (en) | Chip package structure including a silicon substrate interposer and methods for forming the same | |
US11069673B2 (en) | Semiconductor package and manufacturing method thereof | |
US20240088062A1 (en) | Package structure | |
US11145639B2 (en) | Semiconductor package and manufacturing method thereof | |
US20230387061A1 (en) | Die corner removal for underfill crack suppression in semiconductor die packaging | |
US20230307330A1 (en) | Package structure including an array of copper pillars and methods of forming the same | |
US20220406723A1 (en) | Interposer via interconnect shapes with improved performance characteristics and methods of forming the same | |
US20230065794A1 (en) | Interposer including a copper edge seal ring structure and methods of forming the same | |
US20240099030A1 (en) | Chip package and methods for forming the same | |
US20230411345A1 (en) | Bridging-resistant microbump structures and methods of forming the same | |
CN219716864U (en) | Semiconductor structure including copper pillar array | |
US20230386946A1 (en) | Packaging substrate including a stress-absorption trench and methods of forming the same | |
US20230352428A1 (en) | Basin-shaped underbump plates and methods of forming the same | |
US20220415813A1 (en) | Integrated passive device dies and methods of forming and placement of the same | |
US11616034B2 (en) | Integrated circuit structure, and method for forming thereof | |
US20240030076A1 (en) | Interposer including stepped surfaces and methods of forming the same | |
US20230065884A1 (en) | Package structure and manufacturing method thereof | |
US20230352381A1 (en) | Buffer block structures for c4 bonding and methods of using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TSOU, HSIEN-JU;WU, CHIH-WEI;SHIH, YING-CHING;AND OTHERS;REEL/FRAME:061218/0629 Effective date: 20201222 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |