TW201820779A - High linearly WiGig baseband amplifier with channel select filter - Google Patents

High linearly WiGig baseband amplifier with channel select filter Download PDF

Info

Publication number
TW201820779A
TW201820779A TW105137636A TW105137636A TW201820779A TW 201820779 A TW201820779 A TW 201820779A TW 105137636 A TW105137636 A TW 105137636A TW 105137636 A TW105137636 A TW 105137636A TW 201820779 A TW201820779 A TW 201820779A
Authority
TW
Taiwan
Prior art keywords
circuit
sallen
programmable
item
filter
Prior art date
Application number
TW105137636A
Other languages
Chinese (zh)
Other versions
TWI711271B (en
Inventor
索 周
凱文 金
史提夫 高
Original Assignee
天梭康股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 天梭康股份有限公司 filed Critical 天梭康股份有限公司
Priority to TW105137636A priority Critical patent/TWI711271B/en
Publication of TW201820779A publication Critical patent/TW201820779A/en
Application granted granted Critical
Publication of TWI711271B publication Critical patent/TWI711271B/en

Links

Abstract

A circuit comprises a Sallen-Key filter, which includes a source follower that implements a unity-gain amplifier; and a programmable-gain amplifier coupled to the Sallen-Key filter. The circuit enables programmable gain via adjustment to a current mirror copying ratio in the programmable-gain amplifier, which decouples the bandwidth of the circuit from its gain settings. The programmable-gain amplifier can comprise a differential voltage-to-current converter, a current mirror pair, and programmable output gain stages. The Sallen-Key filter and at least one branch in the programmable-gain amplifier can comprise transistors arranged in identical circuit configurations.

Description

具通道選擇濾波器之高線性無線千兆基頻放大器High linear wireless gigabit baseband amplifier with channel selection filter

本發明一般涉及包含濾波器和可程式增益放大器的電路,具體地說,涉及提供獨立濾波器頻寬控制和增益的電路。The present invention generally relates to a circuit including a filter and a programmable gain amplifier, and more particularly, to a circuit that provides independent filter bandwidth control and gain.

本申請案主張2015年11月17日申請之美國臨時專利申請案第62/256,460號之權利。該案及於此引用的其它所有外部參考文獻之全文均以引用的方式併入本文中。This application claims the rights of US Provisional Patent Application No. 62 / 256,460, filed on November 17, 2015. The entire text of that case and all other external references cited herein are incorporated herein by reference.

背景說明包括對理解本發明可能有用的資料。 這並非承認此處提供的任何資料是先前技術或與此處所請求的發明有關,或者明確地或隱含地引用的任何公開文獻是先前技術。The background note includes material that may be useful in understanding the invention. It is not an admission that any of the information provided herein is prior art or related to the invention claimed herein, or that any publication cited explicitly or implicitly is prior art.

WiGig基頻信號處理系統的性能要求是三倍增益。根據輸入信號電平,需要產生足夠增益以求得在基頻輸出處之最大信噪比(SNR)。還希望針對特定的抑制電平衰減頻外信號,並能夠容納具有高動態範圍的輸入信號同時保持高線性。The performance requirement of WiGig baseband signal processing system is three times the gain. Depending on the input signal level, sufficient gain needs to be generated to obtain the maximum signal-to-noise ratio (SNR) at the fundamental frequency output. It is also desirable to attenuate out-of-frequency signals for specific suppression levels and be able to accommodate input signals with high dynamic range while maintaining high linearity.

圖1是一個基頻系統示意圖,其中濾波器的功能透過一閉迴路組態中的第一專用放大器耦合用於提供可程式增益的第二專用放大器實現。第一級是一個具有大輸入阻抗和小輸出阻抗的Sallen-Key濾波器。至該濾波器的輸入係通過電阻器R1,其輸出耦合電阻器R2和電容器C3,電容器C3與輸出Vout耦合。 電阻器R2 耦合電容器C4 (其係接地)及運算放大器的正輸入端。該輸出Vout直接與運算放大器的負輸入耦合,以做為單位增益緩衝器運作。該運算放大器提供高增益,並且無需使用電感器即得以構成二階濾波器。在這種情況下,該Sallen-Key濾波器的所述阻抗提供一個低通濾波器。這些濾波器可以設計為低通、高通,或帶通濾波器。第二級透過圖1所示可調阻抗Radj(1) 和Radj(2)提供了可調增益。FIG. 1 is a schematic diagram of a fundamental frequency system in which the function of a filter is implemented by coupling a first dedicated amplifier in a closed-loop configuration to a second dedicated amplifier for providing a programmable gain. The first stage is a Sallen-Key filter with large input impedance and small output impedance. The input to this filter is through resistor R1, whose output couples resistor R2 and capacitor C3, and capacitor C3 is coupled to output Vout. Resistor R2 is coupled to capacitor C4 (which is connected to ground) and the positive input of the operational amplifier. This output Vout is directly coupled to the negative input of the operational amplifier to operate as a unity gain buffer. This operational amplifier provides high gain and can be used to form a second-order filter without using an inductor. In this case, the impedance of the Sallen-Key filter provides a low-pass filter. These filters can be designed as low-pass, high-pass, or band-pass filters. The second stage provides adjustable gain through the adjustable impedances Radj (1) and Radj (2) shown in Figure 1.

下面的描述包含對理解本發明有用的資訊。這並非承認此處提供的資訊是先前技術或與此處所請求的發明有關,或者明確地或隱含地引用的任何公開文獻是先前技術。The following description contains information useful for understanding the present invention. This is not an admission that the information provided herein is prior art or related to the invention claimed herein, or that any publicly cited document, either expressly or implicitly, is prior art.

在本發明的一個方面,一種電路係包括Sallen-Key濾波器及與其耦合的可程式增益放大器。該Sallen-Key濾波器包括實施一單位增益放大器的源極隨耦器。該可程式增益放大器係用於經由調整該可程式增益放大器的電流鏡複製比而將電路頻寬從其增益設置去耦,以提供一可程式增益。該可程式增益放大器可包括一個差動電壓-電流轉換器、電流鏡對和可程式輸出增益級。在一些方面,該電路係用於做為一低通濾波器、高通濾波器或帶通濾波器運作。In one aspect of the invention, a circuit system includes a Sallen-Key filter and a programmable gain amplifier coupled thereto. The Sallen-Key filter includes a source follower implementing a unity gain amplifier. The programmable gain amplifier is used to decouple the circuit bandwidth from its gain setting by adjusting the current mirror replication ratio of the programmable gain amplifier to provide a programmable gain. The programmable gain amplifier may include a differential voltage-to-current converter, a current mirror pair, and a programmable output gain stage. In some aspects, the circuit is intended to operate as a low-pass filter, a high-pass filter, or a band-pass filter.

在另一個方面,一種電路包括與可程式增益放大器耦合的Sallen-Key濾波器,其中所述電路包括該Sallen-Key濾波器內的源極隨耦器,其包含設置在一第一電路組態內的第一複數電晶體;和該可程式增益放大器中的至少一個支路,其包括設置在至少一個第二電路組態中的至少一個第二複數電晶體,所述至少第二電路組態與該第一電路組態相同。在一些方面,該第一和至少第二複數電晶體具有相同的單元裝置尺寸和電流密度。該電路可具有一製造佈局包括單元裝置的相同陣列。這種電路和其它電路的製造方法係公開於此。In another aspect, a circuit includes a Sallen-Key filter coupled with a programmable gain amplifier, wherein the circuit includes a source follower within the Sallen-Key filter and includes a first circuit configuration A first complex transistor within; and at least one branch in the programmable gain amplifier, including at least one second complex transistor disposed in at least one second circuit configuration, the at least second circuit configuration Same configuration as this first circuit. In some aspects, the first and at least second complex transistors have the same cell device size and current density. The circuit may have the same array in a manufacturing layout including unit devices. Methods for making such circuits and other circuits are disclosed herein.

另一個方面提供了避免線性度受Sallen-Key濾波器之放大器中電晶體操作區影響的方法。該方法包括在所述Sallen-Key濾波器中使用源極隨耦器提供單位增益,該源極隨耦器包括主動裝置和負載裝置;並選擇至該Sallen-Key濾波器之輸入信號的直流(DC)準位,以確保該負載裝置和作為可程式放大器的電流鏡對裝置之中的至少一者具有足夠的餘量。Another aspect provides a way to avoid linearity from being affected by the operating region of the transistor in the amplifier of the Sallen-Key filter. The method includes using a source follower in the Sallen-Key filter to provide unity gain, the source follower including an active device and a load device; and selecting a direct current of the input signal to the Sallen-Key filter ( DC) level to ensure that there is sufficient margin in at least one of the load device and the current mirror pair device as a programmable amplifier.

正如在此處之記載和隨後的整個申請範圍所使用的那樣,除非內文另有明確說明,「一」、「一個」和「該」包括複數引用。而且,如此處之記載所使用,除非內文另有明確說明,「中」的意思包括「中」和「上」。As used herein and throughout the scope of the subsequent application, unless the context clearly dictates otherwise, "a," "an," and "the" include plural references. Moreover, as used herein, the meaning of "中" includes "中" and "上" unless the context clearly indicates otherwise.

此處列舉的數值範圍僅欲做為單獨提及落在該範圍內的每一個單獨值的速記方法。除非於此另外指出,每個單獨值均包括在本說明書中,就好像其係於此單獨列舉一樣。除非於此另有說明,或與內文明顯矛盾,於此所述的所有方法可以以任何合適的順序執行。針對此處某些方面所使用的任何和所有實例,或示例性語言(如「例如」),僅僅是為了更好地說明本發明,且未限制本發明所請求的範圍。說明書中無任何語言應被解釋為實施本發明所必需的任何非請求要素。The range of values listed here is intended only as a shorthand method for individually referring to each individual value falling within the range. Unless otherwise indicated herein, each individual value is included in this specification as if it were listed here individually. Unless otherwise stated herein, or clearly contradicted by context, all methods described herein can be performed in any suitable order. Any and all examples, or exemplary language (eg, "such as") used with respect to certain aspects herein are intended merely to better illuminate the invention and do not limit the scope of the invention as claimed. No language in the description should be construed as any unsolicited element necessary to implement the invention.

揭示於此之發明的替代要素或方面之組群不應被解釋為限制。各組群構件可單獨地談,並單獨地或與該組群之其它構件或此處可見之其它元件任意組合地予以請求。出於方便和/或可專利性起見,一組群可以涵蓋或省略其中的一個或多個構件。當存在任何此類的涵蓋或省略時,此處的說明書被認為包含修改後的組群,從而符合所附申請範圍中所有馬庫西組群的書面描述。Groups of alternative elements or aspects of the invention disclosed herein should not be construed as limiting. Each group component can be talked about separately and requested separately or in any combination with other components of the group or other elements visible here. For convenience and / or patentability, a group may cover or omit one or more of these components. When there is any such coverage or omission, the description herein is deemed to include the modified group, thus conforming to the written description of all Marcusi groups in the scope of the attached application.

下面結合附圖給出的詳細說明旨在描述本發明的各個方面,並非欲闡述實踐本發明的唯一方面。詳細說明包括用以提供透徹理解本發明為目的之特定細節。然而,對熟習此領域技術人士而言,本發明顯然可以不 以這些特定細節實現。在一些情況下,為了避免模糊本發明的概念,以方塊圖形式呈現了習知的結構和元件。The detailed description given below in conjunction with the accompanying drawings is intended to describe various aspects of the invention, and is not intended to explain the only aspects of practicing the invention. The detailed description includes specific details for the purpose of providing a thorough understanding of the invention. However, it will be apparent to those skilled in the art that the present invention may be practiced without these specific details. In some cases, to avoid obscuring the concept of the present invention, conventional structures and elements are presented in block diagram form.

本發明的每個方面可能代表本發明元素的單一組合,本發明視為包括所揭示要素的所有可能組合。因此,如果一個方面包括要素A、B和C,而第二方面包括要素B和D,即使沒有明確揭示,本發明視為亦包括A、B、C或D的其他剩餘組合。Each aspect of the invention may represent a single combination of elements of the invention, and the invention is deemed to include all possible combinations of the disclosed elements. Therefore, if one aspect includes elements A, B, and C and the second aspect includes elements B and D, the present invention is considered to include other remaining combinations of A, B, C, or D even if not explicitly disclosed.

如此處所使用,除非內文另有規定,「耦合…」一詞係欲包括直接耦合(其中彼此耦合的兩個元件係彼此相互接觸)和間接耦合(其中至少一個額外元件位於該兩個元件之間)。因此,該詞語「耦合…」和「與…耦合」意思相同。As used herein, unless the context otherwise requires, the term "coupled ..." is intended to include direct coupling (where two elements that are coupled to each other are in contact with each other) and indirect coupling (where at least one additional element is located between the two elements) between). Therefore, the terms "coupled ..." and "coupled with" have the same meaning.

圖2是一個電路圖,描述了按照本發明的一個方面建構的濾波器和放大器。提供一對信號輸入節點(INP)和一對信號輸出節點(OUTN)。電晶體(如場效應電晶體)以M1-M8和M1b-M8b表示。電阻以R0、R1-R3和R1b-R3b表示。電容器以C1、C2、C1b和C2b表示。C2和C2b的電容可以調節(例如,可程式)。電源供應電壓、電晶體基極電壓和接地係採用本領域中常用的符號表示。Figure 2 is a circuit diagram illustrating a filter and amplifier constructed in accordance with one aspect of the present invention. A pair of signal input nodes (INP) and a pair of signal output nodes (OUTN) are provided. Transistors (such as field effect transistors) are represented by M1-M8 and M1b-M8b. The resistance is represented by R0, R1-R3, and R1b-R3b. Capacitors are represented by C1, C2, C1b, and C2b. The capacitance of C2 and C2b can be adjusted (for example, programmable). The power supply voltage, transistor base voltage, and ground are represented by symbols commonly used in the art.

在圖2所示的電路結構中,M2、M2b、M5和M5b係提供源極隨耦器的功能。一源極隨耦器放大器包括在供應電壓VDD和接地之間耦合的兩個串聯堆疊裝置,其中一第一裝置(即該主動裝置)轉換該輸入信號,而第二裝置(即該負載裝置)提供一負載。該負載裝置由一DC偏電壓偏置。該源極隨耦器的輸出信號與該輸入信號同相,且該電壓增益大致為0 dB並呈線性。In the circuit structure shown in Fig. 2, M2, M2b, M5 and M5b provide the function of source follower. A source follower amplifier includes two serially stacked devices coupled between a supply voltage VDD and ground. One of the first devices (ie, the active device) converts the input signal and the second device (ie, the load device). Provide a load. The load device is biased by a DC bias voltage. The output signal of the source follower is in phase with the input signal, and the voltage gain is approximately 0 dB and linear.

積體電路中使用的低電源供應電壓限制了電壓餘量(即可用的輸出信號擺幅)。為了減輕餘量問題,可以使用一主動電流源負載。例如,該負載裝置可以向由一輸入驅動的該主動裝置提供一個受控的電流負載。因此,該負載裝置提供一DC偏置來操作該源極隨耦器。The low power supply voltage used in the integrated circuit limits the voltage margin (ready-to-use output signal swing). To alleviate the margin problem, an active current source load can be used. For example, the load device may provide a controlled current load to the active device driven by an input. Therefore, the load device provides a DC bias to operate the source follower.

該元件R1、R2、C1、C2和M5做為一Sallen-Key濾波器運作。因此,根據本發明的一個方面,將源極隨耦器包括到Sallen-Key濾波器的設計之中。圖1中的習知Sallen-Key濾波器中的運算放大器限制濾波器的高頻運作,並且通常導致高功耗。該源極隨耦器可以顯著地擴展該濾波器的高頻運作範圍,同時達致低功耗。該源極隨耦器具有與運算放大器類似的輸入/輸出特性。該運算放大器在其輸入和輸出端呈現了無限輸入阻抗、良好的電流驅動及小輸出阻抗。相近地,該源極隨耦器在其輸入和輸出端具有高輸入阻抗、良好的電流驅動和低輸出阻抗的貢獻。The components R1, R2, C1, C2 and M5 operate as a Sallen-Key filter. Therefore, according to one aspect of the present invention, the source follower is included in the design of the Sallen-Key filter. The operational amplifier in the conventional Sallen-Key filter in Figure 1 limits the high-frequency operation of the filter and often results in high power consumption. The source follower can significantly extend the high frequency operating range of the filter while achieving low power consumption. This source follower has similar input / output characteristics as an op amp. The operational amplifier presents infinite input impedance, good current drive, and small output impedance at its input and output. Similarly, this source follower has the contribution of high input impedance, good current drive, and low output impedance at its input and output.

元件M2、M2b和R0將電路圖所示電壓Vx和Vxb之間的差動電壓轉換為通過電晶體M1和M1b的差動電流。電晶體對M1、M7和M1b、M7b提供增益等於M7和M1間之裝置比的電流鏡對。元件M7和R3構成一第一輸出增益級,而元件M7b和R3b構成一第二輸出增益級,其中該第一和第二輸出增益級將輸入差動電流轉換為輸出差動電壓。The elements M2, M2b, and R0 convert the differential voltage between the voltages Vx and Vxb shown in the circuit diagram into a differential current through the transistors M1 and M1b. The transistor pair M1, M7 and M1b, M7b provides a current mirror pair with a gain equal to the device ratio between M7 and M1. The elements M7 and R3 constitute a first output gain stage, and the elements M7b and R3b constitute a second output gain stage, wherein the first and second output gain stages convert an input differential current into an output differential voltage.

該輸入信號的整體差動增益為:(1) 該濾波器的轉換函數為:(2) 其中,且The overall differential gain of this input signal is: (1) The transfer function of the filter is: (2) of which , And .

根據所揭示者的一些方面,於此所揭示的電路可以使用在寬頻寬信號的基頻處理中,例如WiGig標準中使用的那些頻寬信號。相較於習知電路,這樣可以降低功耗。舉例而言,習知Sallen- Key濾波器中的放大器的閉迴路頻寬需要與濾波器頻寬相當。此係通常需要高功耗,特別是在WiGig信號的情況下。然而,於此揭示的各方面,藉由該源極隨耦器係獲致了一致性增益。According to some aspects of the disclosed, the circuit disclosed herein may be used in the fundamental frequency processing of wideband signals, such as those used in the WiGig standard. This can reduce power consumption compared to conventional circuits. For example, the closed-loop bandwidth of the amplifier in the conventional Sallen-Key filter needs to be comparable to the filter bandwidth. This series usually requires high power consumption, especially in the case of WiGig signals. However, in all aspects disclosed herein, consistency gain is achieved by the source follower system.

在所揭示者的一些方面,線性度可得到改進。在習知的Sallen-Key濾波器設計中,線性度依賴於濾波器之放大器中電晶體的操作區。這些電晶體的理想操作區域是飽和區,其中具有足夠的汲極至源極電壓。對於大輸入信號,電晶體餘量減少。因此,放大器的開迴路增益減小,而放大器的閉迴路增益為一致的假設則遭破壞,其係導致線性度下降。In some aspects of the revealer, linearity can be improved. In the conventional Sallen-Key filter design, linearity depends on the operating region of the transistor in the filter's amplifier. The ideal operating region for these transistors is the saturation region, which has sufficient drain-to-source voltage. For large input signals, the transistor headroom is reduced. Therefore, the open-loop gain of the amplifier is reduced, and the assumption that the closed-loop gain of the amplifier is consistent is broken, which results in a decrease in linearity.

在所揭示者的一些方面,由於該Sallen-Key濾波器的源極隨耦器(M5和M5b)提供一致性增益,唯一的餘量影響係限於電晶體M4和M4b,其係可輕易地透過將輸入設定為更高的直流電平解決。相似地,對於可程式增益放大器而言,當輸入被設定為足夠高的直流電平時,可以保證電晶體M1和M7具有足夠餘量,這使得從M1至M7的電流複製不受輸入信號電平的影響。在輸出處,隨著該電晶體M8做為一級聯裝置運作,該餘量可在不影響電流複製(及線性度)下被輕度壓縮。In some aspects of the revealer, since the source follower (M5 and M5b) of the Sallen-Key filter provides consistent gain, the only marginal effect is limited to transistors M4 and M4b, which can be easily transmitted through Set the input to a higher DC level. Similarly, for a programmable gain amplifier, when the input is set to a sufficiently high DC level, the transistors M1 and M7 can be guaranteed to have sufficient margin, which makes the current copy from M1 to M7 independent of the input signal level. influences. At the output, as the transistor M8 operates as a cascade device, the margin can be slightly compressed without affecting current replication (and linearity).

圖2所示電路能夠提供獨立的濾波器頻寬和增益控制。在習知的濾波器-放大器電路中,該可程式增益放大器的頻寬也是增益設置的函數。為了具有獨立的頻寬和增益控制(即頻寬僅透過該Sallen-Key濾波器控制,而增益僅透過該可程式增益放大器控制),該可程式增益放大器對於最差情況下的增益設定的頻寬必須夠大,以避免影響整體頻寬,導致了會造成高功耗的次佳設計。相反地,在圖2所示電路中,可程式增益可藉由電流鏡複製比(W7//W1)和電阻比(R3/R0)來實現。此係可以無需顯著的功耗而實現高頻寬。因此,根據所揭示者的某些方面,可以無需增加功耗預算而獲致獨立濾波器頻寬和增益控制。The circuit shown in Figure 2 can provide independent filter bandwidth and gain control. In conventional filter-amplifier circuits, the bandwidth of the programmable gain amplifier is also a function of the gain setting. In order to have independent bandwidth and gain control (that is, the bandwidth is controlled only by the Sallen-Key filter, and the gain is controlled only by the programmable gain amplifier), the programmable gain amplifier sets the frequency for the worst-case gain setting. The width must be large enough to avoid affecting the overall bandwidth, resulting in a suboptimal design that will cause high power consumption. In contrast, in the circuit shown in Figure 2, the programmable gain can be achieved by the current mirror replication ratio (W7 // W1) and the resistance ratio (R3 / R0). This system can achieve high bandwidth without significant power consumption. Therefore, according to certain aspects of the presenter, independent filter bandwidth and gain control can be achieved without increasing the power consumption budget.

所揭示者某些方面的電路設計可助於包括耦合一可程式增益放大器之Sallen-Key濾波器的電路的製造。該Sallen-Key濾波器內的放大器和可程式增益放大器(例如,支路M6、M5、M4,支路M3b、M2、M1,和支路M8、M7)之間的電路結構的相似性,可以方便佈局、簡化設計、降低製造成本,與/或提高晶片功能。藉由電晶體尺寸選擇以提供相同的單元裝置尺寸和電流密度,佈局可以高度緊湊並提供單元裝置的相同陣列,可減輕某些與佈局有關的影響。因此,所揭示者的某些方面包括積體電路的設計和製造,其可以包括用於按照於此揭示的設計方面製造積體電路的方法、裝置以及可程式控制系統。Certain aspects of the disclosed circuit design can facilitate the fabrication of circuits that include a Sallen-Key filter coupled to a programmable gain amplifier. The similarity of the circuit structure between the amplifier in the Sallen-Key filter and the programmable gain amplifier (for example, branch M6, M5, M4, branch M3b, M2, M1, and branch M8, M7) can be Facilitate layout, simplify design, reduce manufacturing costs, and / or improve chip functionality. By selecting the transistor size to provide the same unit device size and current density, the layout can be highly compact and provide the same array of unit devices, which can mitigate some layout-related effects. Accordingly, certain aspects of the disclosed include the design and manufacture of integrated circuits, which may include methods, devices, and programmable control systems for manufacturing integrated circuits in accordance with the design aspects disclosed herein.

而圖2繪示了一電路的低通實施,於此所揭示的新方面可用於替代電路組態中,並且可供適於基頻、中頻和/或射頻處理的濾波器特性的任何類型。While Figure 2 illustrates a low-pass implementation of a circuit, the new aspects disclosed herein can be used in alternative circuit configurations and can be used with any type of filter characteristics suitable for fundamental, intermediate and / or radio frequency processing. .

做為例子而言,藉由以電容器取代R1、R2、R1b及R2b,以及以電阻器取代C1、C2、C1b及C2b,可提供一高通實施。所獲致的高通頻寬為As an example, by replacing capacitors R1, R2, R1b, and R2b with capacitors, and replacing resistors C1, C2, C1b, and C2b with resistors, a high-pass implementation can be provided. The resulting high-pass bandwidth is .

另一方面,藉由級聯一高通濾波器與一低通濾波器,可實現一帶通應用。例如,一AC耦合電容器之後可以跟隨所述低通濾波器實施。對於熟習本領域技術人士者而言,根據於此所揭示的教示,顯然可提供這些電路和相關電路的替代濾波器設計和應用。On the other hand, by cascading a high-pass filter and a low-pass filter, a band-pass application can be realized. For example, an AC coupling capacitor may be implemented following the low-pass filter. It will be apparent to those skilled in the art that alternative filters designs and applications for these circuits and related circuits can be provided based on the teachings disclosed herein.

來自 M6、M6b、M3和M3b的偏置電流將影響電路效能。大的偏置電流將讓裝置M5和M2具有大跨導gm,其係降低源極隨耦器階的輸出阻抗以求相同增益。然而,對於給定的電流密度,過大的偏置電流通常導致更大的裝置尺寸。此係在Sallen-Key濾波器的輸出端及源極隨耦器 M2的輸出端產生大電容性負載,從而降低頻寬。因此,根據於此所揭示的各方面設計的電路可以進行這些權衡,例如,產生針對上述參數而言具有最佳設計的電路。Bias currents from M6, M6b, M3, and M3b will affect circuit performance. The large bias current will make the devices M5 and M2 have large transconductance gm, which reduces the output impedance of the source follower stage to obtain the same gain. However, for a given current density, an excessive bias current usually results in a larger device size. This system generates a large capacitive load at the output of the Sallen-Key filter and the output of the source follower M2, thereby reducing the bandwidth. Therefore, circuits designed according to the aspects disclosed herein can make these trade-offs, for example, to produce a circuit with the best design for the above parameters.

圖3是一個流程圖,描述了根據所揭示者的各方面可以實施的步驟。這些步驟可包括避免線性度受Sallen-Key濾波器放大器中電晶體操作區影響的方法。一第一步驟301包括在一Sallen-Key濾波器中採用一個源極隨耦器。該源極隨耦器包括一主動裝置和負載裝置,並能提供一致的增益。一第二步驟302包括於一濾波器-放大器電路中的至少一個電晶體( 如負載裝置和用作可程式放大器的電流鏡對中的裝置)判斷所需的餘量。一第三步驟303包括選擇該Sallen-Key濾波器之輸入信號的DC電平,以確保所述至少一個電晶體中的足夠餘量。FIG. 3 is a flowchart describing steps that can be performed in accordance with aspects of the disclosed subject matter. These steps may include methods to avoid linearity from being affected by the operating region of the transistor in the Sallen-Key filter amplifier. A first step 301 includes using a source follower in a Sallen-Key filter. The source follower includes an active device and a load device, and can provide consistent gain. A second step 302 includes at least one transistor in a filter-amplifier circuit (such as a load device and a device for centering a current mirror used as a programmable amplifier) to determine the required margin. A third step 303 includes selecting a DC level of the input signal of the Sallen-Key filter to ensure a sufficient margin in the at least one transistor.

圖4是一個流程圖,描述了根據所揭示者的一個方面所架構的方法。如上文針對圖2時所述,該 Sallen-Key濾波器內的放大器和該可程式增益放大器(例如,支路M6、M5、M4,支路M3b、M2、M1,和支路M8、M7)之間的電路結構相似性,可以方便佈局,簡化設計,降低製造成本,和/或提高晶片功能。FIG. 4 is a flowchart describing a method structured according to one aspect of the presenter. As described above for FIG. 2, the amplifier in the Sallen-Key filter and the programmable gain amplifier (for example, branch M6, M5, M4, branch M3b, M2, M1, and branch M8, M7) The circuit structure similarity between them can facilitate layout, simplify design, reduce manufacturing costs, and / or improve chip functionality.

一積體電路製造方法的一第一步驟401包括採用一Sallen-Key濾波器常用的電晶體佈局和至少一個可程式增益放大器。一第二步驟402包括設計該Sallen-Key濾波器和可程式增益放大器(及,選擇性地,其它電路和/或電路部分),以包括該電晶體佈局。這可以提供產生用於該Sallen- Key濾波器和所述可程式增益放大器的電路設計。一第三步驟403,其可以選擇性地在步驟402之前,包括選擇佈局中電晶體的尺寸以提供相同的單元裝置尺寸和電流密度。步驟402和/或403還可以進一步包括將該布局設計為高度緊湊,並提供可減輕涉及佈局之影響的單元裝置之相同陣列。基於產生的電路設計,製造該 Sallen-Key濾波器和所述可程式增益放大器404。A first step 401 of a method for manufacturing an integrated circuit includes using a transistor layout commonly used in a Sallen-Key filter and at least one programmable gain amplifier. A second step 402 includes designing the Sallen-Key filter and a programmable gain amplifier (and, optionally, other circuits and / or circuit portions) to include the transistor layout. This can provide a circuit design for the Sallen-Key filter and the programmable gain amplifier. A third step 403, which may optionally before step 402, includes selecting the size of the transistor in the layout to provide the same unit device size and current density. Steps 402 and / or 403 may further include designing the layout to be highly compact and providing the same array of unit devices that can mitigate the effects of the layout. Based on the resulting circuit design, the Sallen-Key filter and the programmable gain amplifier 404 are manufactured.

根據所揭示者的一些方面所建構的方法可以提供於此所揭示之電路組態的積體電路設計。在一些方面,所述方法係用於按照於此揭示之設計製造積體電路。此處所揭示之方法可包括用於根據前述設計方面以設計和/或製造積體電路的可程式系統。The method constructed according to some aspects of the disclosed can provide integrated circuit design of the circuit configuration disclosed herein. In some aspects, the method is used to manufacture integrated circuits in accordance with the designs disclosed herein. The methods disclosed herein may include a programmable system for designing and / or manufacturing integrated circuits in accordance with the aforementioned design aspects.

應當注意的是,涉及方法的任何語言可由任何適當的計算設備組合執行,所述計算設備包括伺服器、介面、系統、資料庫、代理、對等體、引擎、模組、控制器,或單獨操作或聯合操作的其他類型運算設備。應該瞭解的是,該運算設備包括用於執行儲存在有形的、非臨時性電腦可讀儲存介質(例如,硬碟驅動器、固態驅動器、RAM、快閃記憶體、ROM等)之軟體指令的處理器。所述軟體指令較佳建構所述運算設備,以提供於此所揭示涉及該揭示的電路和方法的作用、責任或其它功能。It should be noted that any language involving a method may be executed by any suitable combination of computing devices including servers, interfaces, systems, databases, agents, peers, engines, modules, controllers, or alone Other types of computing devices operating or operating in conjunction. It should be understood that the computing device includes a process for executing software instructions stored on a tangible, non-transitory computer-readable storage medium (eg, hard disk drive, solid state drive, RAM, flash memory, ROM, etc.) Device. The software instructions preferably construct the computing device to provide the functions, responsibilities, or other functions of the disclosed circuits and methods disclosed herein.

對熟悉本領域技術人士而言,除本發明已經描述者以外,在不背離此處之發明概念下,顯然可以做出更多的修改。 因此,本發明之標的除需依照所附申請範圍的精神,並不受其它限制。此外,在解釋說明書和申請範圍時,所有術語應該以與內文一致的最寬泛的可行方式解讀。特別是,以非排他的方式談到元件、部件或步驟時術語「包括」和「包含」應當被解釋為指的是具備或採用所談到的元件、部件或步驟,或與其他元件、部件或步驟組合。凡說明書和申請範圍談到某些事物中的至少一種選自由A、B、C……和N組成的組時,應解釋為需要從該組內選擇僅一個元件,並非A加N,或B加N等。It will be apparent to those skilled in the art that many modifications can be made without departing from the inventive concepts herein except those already described herein. Therefore, the subject matter of the present invention must be in accordance with the spirit of the scope of the attached application, and is not subject to other restrictions. In addition, when explaining the scope of the specification and application, all terms should be interpreted in the broadest possible manner consistent with the text. In particular, the terms "including" and "comprising" when referring to elements, components or steps in a non-exclusive manner should be construed to mean having or adopting the elements, components or steps in question, or in connection with other elements, components or steps Or a combination of steps. Where the specification and the scope of the application speak of at least one of the things selected from the group consisting of A, B, C ... and N, it should be construed as the need to select only one element from the group, not A plus N, or B Add N and so on.

[先前技術][Prior art]

R1、R2‧‧‧電阻器R1, R2‧‧‧ resistors

C3、C4‧‧‧電容器C3, C4‧‧‧ capacitors

Vout‧‧‧輸出Vout‧‧‧output

Radj(1)、Radj(2)‧‧‧可調阻抗Radj (1), Radj (2) ‧‧‧Adjustable impedance

[實施方式][Embodiment]

INP‧‧‧輸入節點INP‧‧‧Input node

OUTN‧‧‧信號輸出節點OUTN‧‧‧Signal output node

M1-M8、M1b-M8b‧‧‧電晶體M1-M8, M1b-M8b‧‧‧Transistors

R0、R1-R3、R1b-R3b‧‧‧電阻R0, R1-R3, R1b-R3b‧‧‧ resistance

C1、C2、C1b、C2b‧‧‧電容器C1, C2, C1b, C2b‧‧‧ capacitors

VDD‧‧‧供應電壓VDD‧‧‧ supply voltage

Vx、Vxb‧‧‧電壓Vx, Vxb‧‧‧Voltage

本發明方法中描述的流程圖包括「處理區塊」或「步驟」,可能代表的是計算機軟體指令或指令組。或者,該處理區塊或步驟可代表由功能上均等的電路所執行的步驟,例如數位信號處理器或特殊應用積體電路(ASIC)執行的步驟。流程圖並不描述任何特定程式設計語言的語法。相反地,流程圖說明本領域具有通常技藝人士製造電路或生成用於執行依當前之揭示所需之處理的計算機軟體時所需要的功能資訊。應當指出的是,未呈現出許多常規程式要素,例如回路和變數的初始化及臨時變數之使用。本領域具有通常技藝之人士應該瞭解的是,除非於此另外指出,否則所描述步驟的特定順序僅屬於說明性,並且可予以變化。除非另外指出,下面描述的步驟是無序的,這意味著這些步驟可以以任何方便或期望的順序執行。The flowchart described in the method of the present invention includes "processing blocks" or "steps", which may represent computer software instructions or instruction sets. Alternatively, the processing block or step may represent a step performed by a functionally equivalent circuit, such as a step performed by a digital signal processor or a special application integrated circuit (ASIC). A flowchart does not describe the syntax of any particular programming language. Rather, the flowchart illustrates the functional information required by a person of ordinary skill in the art to fabricate circuits or generate computer software for performing the processing required by the present disclosure. It should be noted that many conventional program elements are not presented, such as the initialization of loops and variables, and the use of temporary variables. Those of ordinary skill in the art should appreciate that, unless otherwise indicated herein, the specific order of the steps described is merely illustrative and may vary. Unless otherwise noted, the steps described below are out of order, which means that the steps can be performed in any convenient or desired order.

圖1是電路方塊圖,其中濾波器的功能係透過呈閉迴路組態的第一專用放大器耦合用於提供可程式增益的第二專用放大器實現。FIG. 1 is a circuit block diagram in which the function of the filter is implemented by coupling a first dedicated amplifier configured to provide a programmable gain through a first dedicated amplifier in a closed loop configuration.

圖2是一個電路圖,描述了依本發明的一個方面所建構的濾波器和放大器。Figure 2 is a circuit diagram illustrating a filter and amplifier constructed in accordance with an aspect of the present invention.

圖3是一個流程圖,繪示了根據本發明的一個方面所執行的方法之步驟。FIG. 3 is a flowchart illustrating steps of a method performed according to an aspect of the present invention.

圖4是一個流程圖,繪示了瞭根據本發明的一個方面所執行的方法之步驟。FIG. 4 is a flowchart illustrating steps of a method performed according to an aspect of the present invention.

Claims (16)

一種電路,包含: 一Sallen-Key濾波器,包含實施一單一增益放大器的一源極隨耦器;及 一可程式增益放大器耦合該Sallen-Key濾波器,該電路用於經由調整該可程式增益放大器的電流鏡複製比而將電路頻寬從其增益設置去耦,以提供一可程式增益。A circuit includes: a Sallen-Key filter including a source follower implementing a single gain amplifier; and a programmable gain amplifier coupled to the Sallen-Key filter, the circuit is used to adjust the programmable gain by The amplifier's current mirror duplicates the ratio and decouples the circuit bandwidth from its gain setting to provide a programmable gain. 如第1項所記載之電路,其中該可程式增益放大器包含一差動電壓-電流轉換器、一電流鏡對及可程式輸出增益級。The circuit described in item 1, wherein the programmable gain amplifier includes a differential voltage-current converter, a current mirror pair, and a programmable output gain stage. 如第1項所記載之電路,係用於做為一低通濾波器、一高通濾波器及一帶通濾波器的至少一者運作。The circuit described in item 1 is used to operate as at least one of a low-pass filter, a high-pass filter, and a band-pass filter. 如第1項所記載之電路,其中該源極隨耦器包含設置在一第一電路組態內的一第一複數電晶體,且該可程式增益放大器中的至少一支路係包括設置在至少一第二電路組態中的至少一第二複數電晶體,所述至少第二電路組態與該第一電路組態相同。The circuit according to item 1, wherein the source follower includes a first complex transistor disposed in a first circuit configuration, and at least one circuit of the programmable gain amplifier includes an At least one second complex transistor in at least one second circuit configuration, the at least second circuit configuration is the same as the first circuit configuration. 如第4項所記載之電路,其中該第一及該至少第二複數電晶體具有相同的單元裝置尺寸及電流密度。The circuit according to item 4, wherein the first and the at least second complex transistors have the same unit device size and current density. 如第1項所記載之電路,包含一製造佈局包括單元裝置的相同陣列。The circuit described in item 1 includes an identical array with a manufacturing layout including unit devices. 一種避免線性度受Sallen-Key濾波器之放大器中電晶體操作區影響的方法,包含: 在所述Sallen-Key濾波器中使用源極隨耦器提供單位增益,該源極隨耦器包括一主動裝置及一負載裝置;及 選擇至該Sallen-Key濾波器之輸入信號的直流準位,以確保該負載裝置和作為可程式放大器的電流鏡對裝置之中的至少一者具有足夠的餘量。A method for preventing linearity from being affected by a transistor operating region in an amplifier of a Sallen-Key filter, comprising: using a source follower in the Sallen-Key filter to provide unity gain, the source follower including a Active device and a load device; and the DC level of the input signal selected to the Sallen-Key filter to ensure that at least one of the load device and the current mirror pair device as a programmable amplifier has sufficient margin . 如第7項所記載之方法,其中該可程式增益放大器包含一差動電壓-電流轉換器及可程式輸出增益級。The method according to item 7, wherein the programmable gain amplifier includes a differential voltage-current converter and a programmable output gain stage. 如第7項所記載之方法,其中該Sallen-Key濾波器係用於做為一低通濾波器、一高通濾波器及一帶通濾波器的至少一者運作。The method according to item 7, wherein the Sallen-Key filter is used to operate as at least one of a low-pass filter, a high-pass filter, and a band-pass filter. 如第7項所記載之方法,其中該源極隨耦器包含設置在一第一電路組態內的一第一複數電晶體,且該可程式增益放大器中的至少一支路係包括設置在至少一第二電路組態中的至少一第二複數電晶體,所述至少第二電路組態與該第一電路組態相同。The method according to item 7, wherein the source follower includes a first complex transistor disposed in a first circuit configuration, and at least one circuit of the programmable gain amplifier includes an At least one second complex transistor in at least one second circuit configuration, the at least second circuit configuration is the same as the first circuit configuration. 如第10項所記載之方法,其中該第一及該至少第二複數電晶體具有相同的單元裝置尺寸及電流密度。The method according to item 10, wherein the first and the at least second complex transistors have the same unit device size and current density. 如第10項所記載之方法,其中各該源極隨耦器及該可程式增益放大器包含一製造佈局包括單元裝置的相同陣列。The method as recited in item 10, wherein each of the source follower and the programmable gain amplifier includes an identical array with a manufacturing layout including unit devices. 一種用於製造一積體電路的方法,包含: 設計包含單元裝置之陣列的一電晶體佈局,該電晶體佈局係為一Sallen- Key濾波器及至少一可程式增益放大器所共有; 選擇該電晶體佈局中的該電晶體的尺寸以提供相同的單元裝置尺寸和電流密度; 產生各包含該電晶體佈局之該Sallen- Key濾波器及該可程式增益放大器的一設計;及 基於該設計製造該Sallen- Key濾波器及該可程式增益放大器。A method for manufacturing an integrated circuit includes: designing a transistor layout including an array of unit devices, the transistor layout being common to a Sallen-Key filter and at least one programmable gain amplifier; selecting the circuit The size of the transistor in the crystal layout to provide the same unit device size and current density; produce a design of the Sallen-Key filter and the programmable gain amplifier each including the transistor layout; and manufacture the design based on the design Sallen-Key filter and the programmable gain amplifier. 如第13項所記載之方法,包含設計該電晶體佈局以呈緊湊且提供單元裝置的相同陣列。The method described in item 13 includes designing the transistor layout to be compact and provide the same array of unit devices. 如第13項所記載之方法,其中該可程式增益放大器包含一差動電壓-電流轉換器、一電流鏡對及可程式輸出增益級。The method according to item 13, wherein the programmable gain amplifier includes a differential voltage-current converter, a current mirror pair, and a programmable output gain stage. 如第13項所記載之方法,其中該積體電路用於做為一低通濾波器、一高通濾波器及一帶通濾波器的至少一者運作。The method according to item 13, wherein the integrated circuit is used to operate as at least one of a low-pass filter, a high-pass filter, and a band-pass filter.
TW105137636A 2016-11-17 2016-11-17 High linearly wigig baseband amplifier with channel select filter TWI711271B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW105137636A TWI711271B (en) 2016-11-17 2016-11-17 High linearly wigig baseband amplifier with channel select filter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW105137636A TWI711271B (en) 2016-11-17 2016-11-17 High linearly wigig baseband amplifier with channel select filter

Publications (2)

Publication Number Publication Date
TW201820779A true TW201820779A (en) 2018-06-01
TWI711271B TWI711271B (en) 2020-11-21

Family

ID=63257986

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105137636A TWI711271B (en) 2016-11-17 2016-11-17 High linearly wigig baseband amplifier with channel select filter

Country Status (1)

Country Link
TW (1) TWI711271B (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2382242B (en) * 2001-11-15 2005-08-03 Hitachi Ltd Direct-conversion transmitting circuit and integrated transmitting/receiving circuit
JP2012502512A (en) * 2008-09-05 2012-01-26 イセラ・カナダ・ユーエルシー Passive transmitter configuration with switchable output for wireless applications
TWI427984B (en) * 2010-07-20 2014-02-21 Ind Tech Res Inst Current-mode analog baseband apparatus
US8487695B2 (en) * 2011-09-23 2013-07-16 Tensorcom, Inc. Differential source follower having 6dB gain with applications to WiGig baseband filters

Also Published As

Publication number Publication date
TWI711271B (en) 2020-11-21

Similar Documents

Publication Publication Date Title
AU2021202432B2 (en) High linearly wigig baseband amplifier with channel select filter
KR100648379B1 (en) Variable gain amplifier and variable gain amplifying module
EP3231144A1 (en) Method and apparatus for passive continuous-time linear equalization with continuous-time baseline wander correction
JP5239451B2 (en) Differential single phase converter circuit
CN113016138A (en) PWM modulator having chopped triangular wave PWM quantizer and quantizer with controllable analog gain and multiple non-ideal gains whose influence characteristics can be calibrated
TWI690154B (en) Amplifier circuit and associated compensation circuit
KR20170094427A (en) Active rc filters
US9948244B1 (en) Amplifier with adjustable gain
TWI711271B (en) High linearly wigig baseband amplifier with channel select filter
CN103618509A (en) Frequency compensation differential input amplifying circuit
TWI681623B (en) Differential inverter amplifier assembly, differential inverter amplifier and method for implementing a differential inverter amplifier topology
CN110311650B (en) Low-pass filter circuit, low-pass filter and CMOS chip
JP5667503B2 (en) Filter device
JP5007937B2 (en) Attenuator
TW201820780A (en) Variable gain amplifier
JP2008187654A (en) Floating active inductor
WO2014167882A1 (en) Variable gain circuit
TWI641216B (en) Dual-mode signal amplifying circuit of signal receiver
EP3672073A1 (en) Transconductor circuitry with adaptive biasing
JP5275181B2 (en) Output circuit
JP2006254157A (en) Variable gain amplifier