TW201803065A - Lead frame material and method for producing same - Google Patents

Lead frame material and method for producing same Download PDF

Info

Publication number
TW201803065A
TW201803065A TW106111837A TW106111837A TW201803065A TW 201803065 A TW201803065 A TW 201803065A TW 106111837 A TW106111837 A TW 106111837A TW 106111837 A TW106111837 A TW 106111837A TW 201803065 A TW201803065 A TW 201803065A
Authority
TW
Taiwan
Prior art keywords
alloy
lead frame
roughened layer
layer
oxide film
Prior art date
Application number
TW106111837A
Other languages
Chinese (zh)
Other versions
TWI751150B (en
Inventor
小林良聡
橋本真
柴田邦夫
Original Assignee
古河電氣工業股份有限公司
古河精密金屬工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 古河電氣工業股份有限公司, 古河精密金屬工業股份有限公司 filed Critical 古河電氣工業股份有限公司
Publication of TW201803065A publication Critical patent/TW201803065A/en
Application granted granted Critical
Publication of TWI751150B publication Critical patent/TWI751150B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor

Abstract

To provide: a lead frame material which is suitable for producing a lead frame that is able to have improved adhesion to resins in a high-temperature high-humidity environment, said improved adhesion to resins having been required recently; and a method for producing this lead frame material. A lead frame material which has a roughened layer (2) on a conductive base (1), and wherein: the roughened layer is in a roughened state having a specific surface area of 110% or more; an oxide film (3) is provided on the outermost surface of the roughened layer; and the oxide film has a thickness of from 10 nm to 100 nm (inclusive). A method for producing this lead frame material; and a semiconductor package which uses this lead frame material.

Description

引線框架材及其製造方法 Lead frame material and manufacturing method thereof

本發明係關於一種引線框架材及其製造方法,該引線框架材係使用於將半導體元件與具有鍍覆層之引線框架相互電連接並利用壓模樹脂(mold resin)將該等密封而成之樹脂密封型半導體裝置。 The present invention relates to a lead frame material and a manufacturing method thereof. The lead frame material is used for electrically connecting a semiconductor element and a lead frame having a plating layer to each other and sealing the same with a mold resin. Resin-sealed semiconductor device.

此種樹脂密封型半導體裝置係將藉由導線等相互電連接之半導體元件與引線框架以壓模樹脂密封而成者。於此種樹脂密封型半導體裝置,引線框架實施有Sn-Pb或Sn-Bi等外裝鍍覆為主流。 Such a resin-sealed semiconductor device is formed by sealing a semiconductor element and a lead frame electrically connected to each other by a lead wire or the like with a mold resin. In such a resin-sealed semiconductor device, it is mainstream that lead frames are coated with exterior plating such as Sn-Pb or Sn-Bi.

此處,近年來,為了簡化裝配步驟及降低成本,而開始採用預先於引線框架表面實施有下述之類的作法之鍍覆(例如Ni/Pd/Au)的引線框架(Pre-Plated Frame(預鍍框架),以下簡稱為PPP):於利用焊料等構裝於印刷基板時,提高與焊料之潤濕性(例如參照專利文獻1)。 Here, in recent years, in order to simplify the assembly steps and reduce costs, a lead frame (Pre-Plated Frame (for example, Ni / Pd / Au) plated with a method such as Ni / Pd / Au) which has been previously applied to the surface of the lead frame has been used. Pre-plated frame), hereinafter abbreviated as PPP): improves the wettability with solder when it is mounted on a printed circuit board using solder or the like (see, for example, Patent Document 1).

又,另一方面,提出有為了提高樹脂密封型半導體裝置中之引線框架與壓模樹脂的密接性而將引線框架之鍍覆表面粗糙化之技術(例如參照專利文獻2、專利文獻3)。 On the other hand, in order to improve the adhesion between the lead frame and the mold resin in the resin-sealed semiconductor device, a technique for roughening the plating surface of the lead frame has been proposed (for example, see Patent Documents 2 and 3).

此等將鍍覆表面粗糙化之技術藉由將引線框架之鍍覆表面粗糙化,而期望(1)於引線框架中與壓模樹脂的接著面積變大之效果、(2) 壓模樹脂變得容易咬住經粗糙化之鍍覆膜的凹凸之效果(即定準效應)等。 These techniques for roughening the plating surface are intended to roughen the plating surface of the lead frame, (1) the effect of increasing the bonding area between the lead frame and the mold resin, and (2) The effect (i.e., the alignment effect) of the stamping resin becomes easy to bite the unevenness of the roughened plating film.

藉由此等,可提升引線框架對壓模樹脂之密接性,防止引線框架與壓模樹脂之間的剝離,提升樹脂密封型半導體裝置之可靠性。 By doing so, it is possible to improve the adhesion of the lead frame to the mold resin, prevent the peeling between the lead frame and the mold resin, and improve the reliability of the resin-sealed semiconductor device.

[專利文獻1]日本專利特開平4-115558 [Patent Document 1] Japanese Patent Laid-Open No. 4-115558

[專利文獻2]日本專利特開平6-29439 [Patent Document 2] Japanese Patent Laid-Open No. 6-29439

[專利文獻3]日本專利特開平10-27873 [Patent Document 3] Japanese Patent Laid-Open No. 10-27873

此等利用形狀之粗糙化鍍覆,確實樹脂密接性可較先前提升。然而,已知不時有近年來被要求之高可靠性的水準,例如溫度85℃、濕度85%之環境下經過168小時後於樹脂與引線框架之間產生間隙的情況。認為其原因在於:先前不太被常用之QFN(Quad Flat Non-Leaded Package,四側無引腳扁平封裝)類型及SOP(Small Outline Package,小輪廓封裝)類型等封裝變得被大量使用,從而對密接性之要求程度更加提高。因此,可知尚有改善之空間。 These roughened platings using shapes can indeed improve the resin adhesion compared to previous ones. However, it is known from time to time that a level of high reliability is required in recent years, for example, a gap between the resin and the lead frame is generated after 168 hours under an environment of a temperature of 85 ° C and a humidity of 85%. It is thought that the reason is that the packages such as QFN (Quad Flat Non-Leaded Package) and SOP (Small Outline Package) types, which were not commonly used before, have been widely used, so that The degree of requirements for tightness is even higher. Therefore, we can see that there is still room for improvement.

本發明之課題在於提供一種適合製作可改善近年被要求之高溫及高濕環境下之樹脂密接性的引線框架之引線框架材及其製造方法。 An object of the present invention is to provide a lead frame material suitable for producing a lead frame which can improve resin adhesion in high temperature and high humidity environments required in recent years, and a method for manufacturing the same.

本發明人等經對上述以往之問題潛心進行研究開發,結果著眼於形成在導電性基體上之粗糙化鍍覆的氧化狀態,不僅對引線框架材與 樹脂之定準效應,亦對在化學上與樹脂形成鍵結狀態的方法進行了潛心研究。其結果發現:藉由將形成在基體上之粗糙化處理層之表層的氧化膜厚度控制為10nm~100nm,不僅定準效應,亦可形成與樹脂之化學鍵結狀態,並且藉由將其比表面積設為110%以上,可使得樹脂密接性較以往顯著地提升,可確保於高溫高濕試驗之樹脂密接性。本發明基於此見解而完成。 The present inventors have made intensive research and development on the above-mentioned conventional problems, and as a result, they have focused on the oxidation state of the roughened plating formed on the conductive substrate. The alignment effect of the resin has also been studied intensively on the method of chemically forming a bonding state with the resin. As a result, it was found that by controlling the thickness of the oxide film on the surface of the roughened layer formed on the substrate to 10 nm to 100 nm, not only the alignment effect, but also the state of chemical bonding with the resin can be formed. When it is set to 110% or more, the resin adhesion can be significantly improved compared with the past, and the resin adhesion can be ensured in the high temperature and high humidity test. The present invention has been completed based on this knowledge.

即,本發明提供以下手段: That is, the present invention provides the following means:

(1)一種引線框架材,於導電性基體上具有粗糙化層,該粗糙化層為比表面積為110%以上的粗糙化狀態,且具有設置於粗糙化層最表面之氧化膜,該氧化膜之厚度為10nm以上100nm以下。 (1) A lead frame material having a roughened layer on a conductive substrate, the roughened layer being in a roughened state with a specific surface area of 110% or more, and having an oxide film provided on the outermost surface of the roughened layer, the oxide film The thickness is 10 nm or more and 100 nm or less.

(2)如(1)記載之引線框架材,其中,該導電性基體為銅、銅合金、鐵、鐵合金、鋁或鋁合金。 (2) The lead frame material according to (1), wherein the conductive substrate is copper, a copper alloy, iron, an iron alloy, aluminum, or an aluminum alloy.

(3)如(1)或(2)記載之引線框架材,其中,該粗糙化層係由銅、銅合金、鎳、鎳合金、鈀、鈀合金、銀、銀合金、錫、錫合金、鋅、鋅合金、銠、銠合金、釕、釕合金、銥或銥合金之中任一者構成。 (3) The lead frame material according to (1) or (2), wherein the roughened layer is made of copper, copper alloy, nickel, nickel alloy, palladium, palladium alloy, silver, silver alloy, tin, tin alloy, Any one of zinc, zinc alloy, rhodium, rhodium alloy, ruthenium, ruthenium alloy, iridium, or iridium alloy.

(4)如(1)至(3)中任一項記載之引線框架材,其中,該粗糙化層為單層或多層。 (4) The lead frame material according to any one of (1) to (3), wherein the roughened layer is a single layer or a plurality of layers.

(5)如(1)至(4)中任一項記載之引線框架材,其中,該導電性基體具有粗糙化層,並且於引線框架材之整面或局部具有單層或多層由鈀、鈀合金、銠、銠合金、釕、釕合金、鉑、鉑合金、銥、銥合金、金、金合金、銀或銀合金中之任一者構成之表層作為該粗糙化層的上層。 (5) The lead frame material according to any one of (1) to (4), wherein the conductive substrate has a roughened layer, and a single layer or a plurality of layers made of palladium, A surface layer made of any of palladium alloy, rhodium, rhodium alloy, ruthenium, ruthenium alloy, platinum, platinum alloy, iridium, iridium alloy, gold, gold alloy, silver, or silver alloy is used as the upper layer of the roughened layer.

(6)一種於(1)至(5)中任一項記載之引線框架材的製造方法,其中,該粗糙化層係藉由電鍍形成。 (6) The method for producing a lead frame material according to any one of (1) to (5), wherein the roughened layer is formed by electroplating.

(7)一種半導體封裝體,其使用有該(1)至(5)中任一項記載之引線框架材。 (7) A semiconductor package using the lead frame material according to any one of (1) to (5).

本發明人等發現:藉由使形成於導電性基體上之粗糙化層的比表面積在110%以上,並且將其表面的氧化膜厚度控制為10nm~100nm,不僅定準效應,亦可良好地形成與樹脂之化學鍵結狀態。結果,可獲得以往無法耐受之樹脂的高溫高濕密接性,例如即便於85℃、85%之環境長達168小時的高溫高濕環境下,亦可大幅抑制引線框架材與樹脂之間產生間隙,可得到優異的樹脂密接性。 The inventors have found that by setting the specific surface area of the roughened layer formed on the conductive substrate to be 110% or more, and controlling the thickness of the oxide film on the surface to 10 nm to 100 nm, not only the alignment effect, but also good Form a chemical bond with the resin. As a result, the high-temperature and high-humidity adhesiveness of conventional resins which cannot be tolerated can be obtained. For example, even in a high-temperature and high-humidity environment where the temperature is 85 ° C and 85% for 168 hours, the generation between the lead frame material and the resin can be greatly suppressed The gap can obtain excellent resin adhesion.

本發明上述及其他特徵及優點適當參照附圖,從下述記載應當會更加明瞭。 The above and other features and advantages of the present invention are appropriately referred to the accompanying drawings, which should be more apparent from the following description.

1‧‧‧導電性基體 1‧‧‧ conductive substrate

2‧‧‧粗糙化層 2‧‧‧ Roughened layer

2-1‧‧‧第1粗糙化層(自基體側起第1層之粗糙化層) 2-1‧‧‧The first roughened layer (the roughened layer of the first layer from the substrate side)

2-2‧‧‧第2粗糙化層(自基體側起第2層之粗糙化層) 2-2‧‧‧ 2nd roughened layer (2nd roughened layer from the substrate side)

3‧‧‧氧化膜 3‧‧‧ oxide film

A‧‧‧最表面之線段長度 A‧‧‧ the length of the most superficial segment

B‧‧‧基體(直線狀)之線段長度 B‧‧‧ the length of the segment of the substrate (straight)

圖1係本發明之引線框架的概略剖面示意圖。表示於導電性基體(1)上形成有粗糙化層(2)之表面形成有以10~100nm之被覆厚度控制的氧化膜(3)的示意圖。 FIG. 1 is a schematic cross-sectional view of a lead frame according to the present invention. A schematic diagram showing that an oxide film (3) with a coating thickness of 10 to 100 nm is formed on the surface of the conductive substrate (1) where the roughened layer (2) is formed.

圖2係表示本發明之比表面積的概略剖面圖。該剖面圖雖為二維之說明,但將最表層之線段長度(A)除以最表層之直線長度(B)所得之值為比表面積,例如可使用非接觸式干涉顯微鏡測量。以圖示之A/B求得比表面積。 Fig. 2 is a schematic sectional view showing a specific surface area of the present invention. Although the cross-sectional view is two-dimensional, the value obtained by dividing the length of the topmost line segment (A) by the length of the topmost straight line (B) is the specific surface area, which can be measured using, for example, a non-contact interference microscope. The specific surface area was obtained with A / B shown in the figure.

圖3係本發明例之不同形態的一例,為如下之剖面示意圖:於導電性基體(1)上形成有第1層粗糙化層(2-1),並且於其上層形成有第2層粗 糙化層(2-2),於該第2層之粗糙化層表面以10~100nm形成有氧化膜(3)。 FIG. 3 is an example of a different form of the example of the present invention, and is a schematic cross-sectional view: a first roughened layer (2-1) is formed on the conductive substrate (1), and a second roughened layer is formed on the upper layer; The roughened layer (2-2) has an oxide film (3) formed on the surface of the roughened layer of the second layer at 10 to 100 nm.

(關於粗糙化層之比表面積) (About the specific surface area of the roughened layer)

根據本發明,首先,使導電性基體(以下亦簡稱為基體。)具有粗糙化層。此粗糙化層係於將比表面積以下式定義時,顯示110%以上之粗糙化層(參照圖2,以圖中之A/B求得)。 According to the present invention, first, a conductive substrate (hereinafter simply referred to as a substrate) is provided with a roughened layer. This roughened layer is a roughened layer having a specific surface area of 110% or more when the specific surface area is defined by the following formula (refer to FIG. 2 and obtained by A / B in the figure).

比表面積(%)={(粗糙化層表面之表面積)/(平坦之情形的表面積)}×100 Specific surface area (%) = {(surface area of the surface of the roughened layer) / (surface area in the case of a flat surface)} × 100

此原因在於:若比表面積未達110%,則無法充分地得到定準效應。關於上限雖無特別限制,但若過大,則粗糙化之凹凸會變得過大,粗糙化層變得容易脫落,故較佳為250%以下。再者,藉由控制下述氧化膜,即便減少以往必須形成之粗糙化層的比表面積,亦可得到與以往同等之樹脂密接性,故關於比表面積,更佳為120~200%。 The reason is that if the specific surface area is less than 110%, the alignment effect cannot be obtained sufficiently. Although the upper limit is not particularly limited, if it is too large, the roughened unevenness becomes too large and the roughened layer tends to fall off, so it is preferably 250% or less. In addition, by controlling the oxide film described below, even if the specific surface area of the roughened layer that had to be formed in the past is reduced, the same resin adhesion as in the past can be obtained. Therefore, the specific surface area is more preferably 120 to 200%.

作為比表面積之測量法,將粗糙化層表面之表面積於非接觸型干涉顯微鏡等測量裝置(例如Bruker AXS股份有限公司製造)測量表面積,除以其測量區域之面積,藉此算出比表面積。 As a specific surface area measurement method, the surface area of the surface of the roughened layer is measured by a measurement device such as a non-contact interference microscope (for example, manufactured by Bruker AXS Co., Ltd.), and the specific surface area is calculated by dividing by the area of the measurement area.

(關於粗糙化層之氧化膜厚度) (About the oxide film thickness of the roughened layer)

又,本發明之粗糙化層於表層以10~100nm之厚度形成有氧化膜。自然形成之氧化膜通常未達10nm,但本發明將氧化膜形成為稍厚於自然形成之氧化膜。為了於氧化物與被壓模於其上之樹脂穩定地形成化學鍵,至少 需為10nm。另一方面,若形成超過100nm之氧化膜,則會於氧化膜內發生破壞,樹脂密接性降低,故將氧化膜控制為10~100nm。藉由控制於此範圍內,可賦予優異之密接性,例如樹脂密接性。若考慮氧化膜形成之步驟或穩定性,則較佳為15~50nm,進一步較佳為20~40nm。 In the roughened layer of the present invention, an oxide film is formed on the surface layer to a thickness of 10 to 100 nm. The naturally formed oxide film usually does not reach 10 nm, but the present invention forms the oxide film slightly thicker than the naturally formed oxide film. In order to form a stable chemical bond between the oxide and the resin which is stamped on it, at least Need to be 10nm. On the other hand, if an oxide film exceeding 100 nm is formed, damage will occur in the oxide film and the resin adhesion will be reduced. Therefore, the oxide film is controlled to 10 to 100 nm. By controlling in this range, excellent adhesiveness, such as resin adhesiveness, can be imparted. If the step or stability of the oxide film formation is considered, it is preferably 15-50 nm, and more preferably 20-40 nm.

(關於氧化膜厚之測量法) (Measurement method of oxide film thickness)

再者,本發明之氧化膜厚之測量法,可藉由如下方式測量:使用歐傑電子能譜分析裝置,於深度方向以加速電壓1kV左右之低加速電壓測量。又,藉由以測量面積為

Figure TW201803065AD00001
1μm左右之光束直徑測量,測量於粗糙化層之各個凸部的氧化膜厚,藉此可測量排除了凹凸影響之氧化膜厚。此外亦可使用穿透式電子顯微鏡法直接觀察氧化膜厚。又,關於測量點數,確認任意5處之氧化膜厚,算出其平均值,藉此定義為粗糙化層的氧化膜厚。 In addition, the method for measuring the thickness of the oxide film of the present invention can be measured by the following method: using an Auje electronic energy spectrum analysis device, the acceleration voltage is measured at a low acceleration voltage of about 1 kV in the depth direction. Also, by taking the measurement area as
Figure TW201803065AD00001
Measurement of the beam diameter of about 1 μm measures the oxide film thickness of each convex portion of the roughened layer, thereby measuring the oxide film thickness excluding the influence of unevenness. It is also possible to directly observe the thickness of the oxide film using a transmission electron microscope. Regarding the number of measurement points, the oxide film thickness at any of five points was confirmed, and the average value was calculated to define the oxide film thickness of the roughened layer.

(關於粗糙化層之種類) (About types of roughening layer)

再者,此粗糙化層較佳由例如銅、銅合金、鎳、鎳合金、鈀、鈀合金、銀、銀合金、錫、錫合金、鋅、鋅合金、銠、銠合金、釕、釕合金、銥或銥合金之中任一者構成。此原因在於:由此等成分構成之氧化膜相對容易控制為10~100nm。尤其就提高對基體與上層之皮膜的密接性之觀點而言,更佳為由銅、銅合金、鎳或鎳合金構成之粗糙化層。作為銅合金可列舉銅-錫合金、銅-鋅合金;作為鎳合金可列舉鎳-鋅合金、鎳-錫合金等。 Furthermore, the roughened layer is preferably made of, for example, copper, copper alloy, nickel, nickel alloy, palladium, palladium alloy, silver, silver alloy, tin, tin alloy, zinc, zinc alloy, rhodium, rhodium alloy, ruthenium, ruthenium alloy. , Iridium, or an iridium alloy. The reason is that the oxide film composed of these components is relatively easy to control to 10 to 100 nm. In particular, from the viewpoint of improving the adhesion between the substrate and the upper film, a roughened layer made of copper, a copper alloy, nickel, or a nickel alloy is more preferred. Examples of the copper alloy include copper-tin alloy and copper-zinc alloy. Examples of the nickel alloy include nickel-zinc alloy and nickel-tin alloy.

(關於粗糙化層之膜厚) (About the film thickness of the roughened layer)

又,關於粗糙化層之厚度並無特別限制。然而,有膜厚越大則由粗糙化形成之凹凸變得越大的傾向。因此,為了增大粗糙化形狀,粗糙化層之 被覆厚度較佳為0.2μm以上,更佳為0.5μm以上,進一步較佳為0.8μm以上。另一方面,若被覆厚度超過3μm,則有搬送時粗糙化層脫落即所謂「落粉」變多之擔憂。因此,粗糙化層之被覆厚度較佳為3μm以下,更佳為2μm以下,進一步較佳為1.5μm以下。 The thickness of the roughened layer is not particularly limited. However, as the film thickness increases, the unevenness formed by roughening tends to become larger. Therefore, in order to increase the roughened shape, The coating thickness is preferably 0.2 μm or more, more preferably 0.5 μm or more, and still more preferably 0.8 μm or more. On the other hand, if the coating thickness exceeds 3 μm, there is a concern that the roughened layer may fall off during transportation, that is, the so-called “falling powder” may increase. Therefore, the coating thickness of the roughened layer is preferably 3 μm or less, more preferably 2 μm or less, and even more preferably 1.5 μm or less.

(關於粗糙化層之層數) (About the number of roughened layers)

又,粗糙化層之層數具有單層或多層,若考慮製造步驟之繁雜性等,則較佳為3層以內。關於粗糙化層之形成步驟,若藉由在形成第1層之粗糙化層後形成第2層之粗糙化層的所謂多重粗糙化來形成,則因能以相對較薄的膜厚使比表面積增大,故更佳。並且,亦可於形成粗糙化層前於導電性基體與粗糙化層之間形成中間層(未圖示)。例如,為了改善基體之擴散及/或密接性,亦可將銅、銅合金、鎳、鎳合金、鈷或鈷合金等形成作為中間層。此等被形成作為中間層之層若於表面存在氧化膜,則會與上層之粗糙化層剝離。因此,在未形成有氧化膜這點上,與粗糙化層表面不同。再者,於粗糙化層以多層形成之情形時,由於形成於導電性基體之相反側之最外表面的粗糙化層之氧化膜或比表面積很重要,因此,將形成於最外表面之粗糙化層的氧化膜及比表面積加以定義。 In addition, the number of layers of the roughened layer is a single layer or a plurality of layers. When considering the complexity of the manufacturing steps and the like, it is preferably within 3 layers. Regarding the step of forming the roughened layer, if the roughened layer is formed by the so-called multiple roughening of the second roughened layer after the first roughened layer is formed, the specific surface area can be made with a relatively thin film thickness. Larger, so better. In addition, an intermediate layer (not shown) may be formed between the conductive substrate and the roughened layer before forming the roughened layer. For example, in order to improve the diffusion and / or adhesion of the substrate, copper, a copper alloy, nickel, a nickel alloy, cobalt, a cobalt alloy, or the like may be formed as an intermediate layer. If an oxide film is formed on the surface of these layers formed as an intermediate layer, it will peel off from the roughened layer of the upper layer. Therefore, it is different from the roughened layer surface in that an oxide film is not formed. Furthermore, when the roughened layer is formed in multiple layers, since the oxide film or specific surface area of the roughened layer formed on the outermost surface of the conductive substrate is important, the roughened layer will be formed on the outermost surface. The oxide film and specific surface area of the chemical layer are defined.

再者,此等之被覆厚度表示非局部地判斷而是至少藉由螢光X射線法(例如SII公司製造之SFT9400(商品名)等膜厚測量裝置)以準直儀直徑0.2mm以上測量任意3點所得之平均膜厚。又,於形成有多層粗糙化層時,以全部層的總厚度定義為粗糙化層之厚度。 In addition, these coating thicknesses are not determined locally, but are measured at least with a collimator diameter of 0.2 mm or more by a fluorescent X-ray method (such as a film thickness measuring device such as SFT9400 (trade name) manufactured by SII Corporation). The average film thickness obtained at 3 points. When a plurality of roughened layers are formed, the total thickness of all layers is defined as the thickness of the roughened layer.

(關於導電性基體) (About conductive substrate)

又,作為使用之金屬基體(導電性基體)成分,較佳為銅、銅合金、 鐵、鐵合金、鋁或鋁合金等,其中,較佳為導電率佳之銅或銅合金。 Moreover, as a component of the metal substrate (conductive substrate) to be used, copper, copper alloy, Iron, iron alloys, aluminum or aluminum alloys, etc. Among them, copper or copper alloys having good electrical conductivity are preferred.

例如,作為銅合金之一例,可使用CDA(Copper Development Association,銅業發展協會)登載之合金「C14410(Cu-0.15Sn,古河電氣工業股份有限公司製造,商品名:EFTEC(註冊商標)-3)」、「C19400(Cu-Fe系合金材料,Cu-2.3Fe-0.03P-0.15Zn)」、「C18045(Cu-0.3Cr-0.25Sn-0.5Zn,古河電氣工業股份有限公司製造,商品名:EFTEC-64T)」、「C50710(Cu-2.0Sn-0.2Ni-0.05P),古河電氣工業股份有限公司製造,商品名:MF202」、「C70250(Cu-3Ni-0.65Si-0.15Mg),古河電氣工業股份有限公司製造,商品名:EFTEC-7025」等。又,各元素之前的數字之單位為質量%。此等銅合金基體因導電率或強度各不相同,故根據要求特性適當地選定而使用。其中,較佳為導電率在50%IACS以上之銅合金的條材。 For example, as an example of a copper alloy, the alloy "C14410 (Cu-0.15Sn" manufactured by Furukawa Electric Industry Co., Ltd., trade name: EFTEC (registered trademark) -3) published by the CDA (Copper Development Association) can be used. ) "," C19400 (Cu-Fe-based alloy material, Cu-2.3Fe-0.03P-0.15Zn) "," C18045 (Cu-0.3Cr-0.25Sn-0.5Zn, manufactured by Furukawa Electric Industry Co., Ltd., trade name : EFTEC-64T) "," C50710 (Cu-2.0Sn-0.2Ni-0.05P), manufactured by Furukawa Electric Co., Ltd., trade name: MF202 "," C70250 (Cu-3Ni-0.65Si-0.15Mg), Manufactured by Furukawa Electric Industry Co., Ltd., trade name: EFTEC-7025 ", etc. The unit of the number before each element is mass%. Since these copper alloy substrates have different electrical conductivity or strength, they are appropriately selected and used according to required characteristics. Among them, a copper alloy strip having a conductivity of 50% IACS or more is preferred.

又,作為鐵或鐵合金,例如可使用42合金(Fe-42mass%Ni)或不鏽鋼等。此等鐵合金基體雖導電率不是很高,但可適用於不那麼要求導電率而以傳遞電訊號為目的之引線框架。 As the iron or iron alloy, for example, 42 alloy (Fe-42mass% Ni), stainless steel, or the like can be used. Although these ferroalloy substrates are not very conductive, they can be applied to lead frames that do not require much electrical conductivity for the purpose of transmitting electrical signals.

又,作為鋁或鋁合金,例如可使用A5052等。 As the aluminum or aluminum alloy, for example, A5052 can be used.

基體之厚度雖無特別限制,但通常為0.05mm~2mm,較佳為0.1mm~1mm。 Although the thickness of the substrate is not particularly limited, it is usually 0.05 mm to 2 mm, and preferably 0.1 mm to 1 mm.

(粗糙化層之更上層) (Upper layer of roughening layer)

又,根據本發明,在構裝半導體元件之位置,於粗糙化層之更上層(表層),為了賦予引線框架之焊料潤濕性及/或線結合性、晶粒結著性等特性,可於引線框架材之整面或局部以單層或多層形成有由鈀、鈀合金、銠、銠合金、釕、釕合金、鉑、鉑合金、銥、銥合金、金、金合金、銀或銀合 金之中任一者構成之皮膜。其中,作為代表性的層構成,可列舉自粗糙化層側向表面依序被覆Pd/Au、被覆Rh/Au、被覆Pd/Ag/Au、被覆Pd/Rh/Au、被覆Ru/Pd/Au等。此等之被覆厚度雖無特別限制,但若過厚,則可能會埋沒粗糙化層凹凸而變得無法發揮功能,或因以貴金屬為主而使得成本增加。因此,此等上層之總被覆厚度較佳為1μm以下。作為鈀合金、銠合金、釕合金、鉑合金、銥合金、金合金或銀合金,鈀合金可舉鈀-銀合金、銠合金可舉銠-鈀合金、釕合金可舉釕-銥合金、鉑合金可舉鉑-金合金、銥合金可舉銥-釕合金、金合金可舉金-銀合金、銀合金可舉銀-錫合金等。 In addition, according to the present invention, in order to provide solder wettability and / or wire bonding property and grain bonding property of the lead frame to the upper layer (surface layer) of the roughened layer at the position where the semiconductor device is to be mounted, Single or multiple layers are formed on the entire surface or part of the lead frame material from palladium, palladium alloy, rhodium, rhodium alloy, ruthenium, ruthenium alloy, platinum, platinum alloy, iridium, iridium alloy, gold, gold alloy, silver or silver Close A film made of any one of gold. Among them, as a typical layer structure, Pd / Au, Rh / Au, Pd / Ag / Au, Pd / Rh / Au, and Ru / Pd / Au are sequentially coated from the roughened layer to the lateral surface. Wait. Although these coating thicknesses are not particularly limited, if they are too thick, they may bury the unevenness of the roughened layer and become unable to function, or the cost may increase due to the use of noble metals. Therefore, the total coating thickness of these upper layers is preferably 1 μm or less. As palladium alloy, rhodium alloy, ruthenium alloy, platinum alloy, iridium alloy, gold alloy or silver alloy, palladium alloy can be palladium-silver alloy, rhodium alloy can be rhodium-palladium alloy, ruthenium alloy can be ruthenium-iridium alloy, platinum The alloy can be platinum-gold alloy, the iridium alloy can be iridium-ruthenium alloy, the gold alloy can be gold-silver alloy, the silver alloy can be silver-tin alloy, and the like.

再者,當在此粗糙化層之上層形成其他被覆層之情形時,由於有時若形成氧化膜則會發生剝離,故較佳經過「在粗糙化層之表層未形成有氧化膜之狀態下形成其上層,進而形成氧化膜」的製程,藉此使氧化膜形成,例如較佳藉由在上層被覆後浸漬於具有氧化力的化學液及/或於大氣中以適當之條件進行加熱處理而形成。 In addition, when other coating layers are formed on the roughened layer, peeling may occur if an oxide film is formed. Therefore, it is preferable to go through "in the state where the oxide film is not formed on the surface layer of the roughened layer. Forming its upper layer, and then forming an oxide film "to thereby form the oxide film, for example, preferably by immersing the upper layer in a chemical liquid having an oxidizing power and / or performing a heat treatment in the atmosphere under appropriate conditions. form.

(粗糙化層之被覆部) (Coated part of roughened layer)

再者,於本發明之粗糙化層的形成部位,只要形成於待進行樹脂壓模之部分的至少一部分即可,當然可於整面處理,亦可局部地形成有粗糙化層。又,例如較佳為引線框架待進行樹脂壓模之部分的至少1/5以上,進而較佳形成於1/2以上之面積,藉此可發揮密接性提升效果。最佳於待進行樹脂壓模之整面上實施。作為此局部地被設置之粗糙化層的形狀,可採用條紋狀、點狀、環狀等各種形態。並且,於樹脂壓模僅為單面之類的製品,例如亦可僅於單面形成上述粗糙化層。 In addition, in the formation part of the roughened layer of the present invention, it may be formed on at least a part of the part to be subjected to the resin stamping, and of course, it may be processed on the entire surface, or the roughened layer may be partially formed. In addition, for example, it is preferable that at least 1/5 or more of the portion of the lead frame to be resin-molded is formed, and further preferably formed in an area of 1/2 or more, so that the effect of improving the adhesion can be exerted. It is best implemented on the entire surface of the resin mold. As the shape of the locally roughened layer, various shapes such as a stripe shape, a dot shape, and a ring shape can be adopted. In addition, a product having only one surface on the resin stamper may be formed on only one surface, for example.

(關於粗糙化層之形成方法) (About formation method of roughening layer)

又,根據本發明,關於形成粗糙化層之方法雖無特別規定,但由於藉由電流密度或攪拌可相對容易地控制粗糙化鍍覆且簡便,故較佳於形成粗糙化層時以電鍍法形成。並且,就生產性之觀點而言,更佳藉由濕式鍍覆來形成。 In addition, according to the present invention, although the method for forming the roughened layer is not particularly specified, it is relatively easy to control the roughened plating by current density or stirring, and it is simple. Therefore, it is preferable to use a plating method when forming the roughened layer. form. From the viewpoint of productivity, it is more preferably formed by wet plating.

以下,基於圖式而詳細地說明本發明。 Hereinafter, the present invention will be described in detail based on the drawings.

圖1係本發明之引線框架的概略剖面示意圖。表示於形成有粗糙化層之表面形成有被覆厚度被控制為10~100nm之氧化膜的示意圖。關於此氧化膜,重要的是相對均勻地形成於表面,其被覆厚度被控制為10~100nm。並且,粗糙化層之比表面積為110%以上,呈現出定準效應與氧化膜的樹脂密接性兩者為最佳之表面性狀。 FIG. 1 is a schematic cross-sectional view of a lead frame according to the present invention. A schematic view showing an oxide film having a coating thickness controlled to 10 to 100 nm is formed on the surface where the roughened layer is formed. It is important for this oxide film to be formed relatively uniformly on the surface, and its coating thickness is controlled to be 10 to 100 nm. In addition, the roughened layer has a specific surface area of 110% or more, and exhibits an optimal surface property in which both the alignment effect and the resin adhesion of the oxide film are optimal.

圖2係表示本發明之比表面積的概略剖面圖。此剖面圖雖為二維之說明,但將最表層之線段長度(A)除以最表層之直線長度(B)所得之值為比表面積,例如可使用非接觸式干涉顯微鏡測量。以圖示之A/B求得比表面積。 Fig. 2 is a schematic sectional view showing a specific surface area of the present invention. Although this cross-sectional view is a two-dimensional description, the value obtained by dividing the length of the topmost line segment (A) by the length of the topmost straight line (B) is the specific surface area, which can be measured using a non-contact interference microscope, for example. The specific surface area was obtained with A / B shown in the figure.

圖3係如下之剖面示意圖:為本發明例(實施例)之不同形態的一例,於導電性基體(1)上形成有第1層之粗糙化層(2-1),進一步於其上層形成有第2層之粗糙化層(2-2),於該第2層之粗糙化層表面以10~100nm形成有氧化膜(3)。如此,粗糙化層亦可形成有多層,例如,亦可第1層之粗糙化層(2-1)由銅構成,第2層之粗糙化層(2-2)由鎳構成等。又,關於氧化膜(3),係對形成於最表層之粗糙化層的氧化膜厚度加以規定者,考慮上層剝離之可能性而亦可不於第1層形成氧化膜。又,此第2層為局 部地被形成之情形亦可,於該情形時,露出於表層之部位必須已氧化。再者,形成粗糙化層(2、2-1、2-2)及氧化膜(3)之部位只要形成於待進行樹脂壓模之部分的至少一部分即可,當然可於整面處理,亦可局部地形成有粗糙化層。又,例如較佳為引線框架待進行樹脂壓模之部分的至少1/5以上,進而較佳形成於1/2以上之面積,藉此可發揮密接性提升效果。作為此局部地被設置之粗糙化層的形狀,可採用條紋狀、點狀、環狀等各種形態。並且,於樹脂壓模僅為單面之類的製品,例如亦可僅於單面形成上述粗糙化層。 FIG. 3 is a schematic cross-sectional view as follows: This is an example of a different form of an example (embodiment) of the present invention. A first roughened layer (2-1) is formed on a conductive substrate (1), and further formed on the upper layer. There is a second roughened layer (2-2), and an oxide film (3) is formed on the surface of the second roughened layer at 10 to 100 nm. As described above, the roughened layer may be formed of a plurality of layers. For example, the roughened layer (2-1) of the first layer may be made of copper, and the roughened layer (2-2) of the second layer may be made of nickel. In addition, regarding the oxide film (3), the thickness of the oxide film of the roughened layer formed on the outermost layer is prescribed, and an oxide film may not be formed on the first layer in consideration of the possibility of peeling of the upper layer. Also, this second floor is a round It is also possible for the part to be formed. In this case, the part exposed on the surface layer must be oxidized. In addition, the portion where the roughened layer (2, 2-1, 2-2) and the oxide film (3) are to be formed may be formed on at least a part of a portion to be subjected to resin molding, and of course, it may be processed on the entire surface. A roughened layer may be formed locally. In addition, for example, it is preferable that at least 1/5 or more of the portion of the lead frame to be resin-molded is formed, and further preferably formed in an area of 1/2 or more, so that the effect of improving the adhesion can be exerted. As the shape of the locally roughened layer, various shapes such as a stripe shape, a dot shape, and a ring shape can be adopted. In addition, a product having only one surface on the resin stamper may be formed on only one surface, for example.

[實施例] [Example]

以下,基於實施例更加詳細地說明本發明,但本發明並不限定於此等。 Hereinafter, the present invention will be described in more detail based on examples, but the present invention is not limited to these.

準備預先切割成試驗片尺寸40mm×40mm之板厚0.2mm的表1所示之各種導電性基體,歷經下述所示之陰極電解脫脂、酸洗步驟之預處理後,關於發明例,得到「形成有粗糙化層,控制比表面積且控制氧化膜厚度者」。作為比較例,則製作了不控制氧化膜厚度者及氧化膜厚度過厚者,以及氧化膜厚度得到控制但比表面積小者。再者,作為氧化膜厚度形成之控制法,係藉由在大氣中於室溫25℃~100℃之溫度區域保持5秒~60秒,來控制氧化膜厚度。作為各實施例或比較例之試樣,關於實施例1~10、13~20、21~23(於實施例21~23中雖未圖示,但亦設置有中間層)及24~27、以及比較例1~3,製備了圖1所圖示者。又,關於實施例11及12,製備了圖3所圖示者。並且,關於實施例28及29,則製備了形成為圖3所示之態樣後進一步於其表層局部地按照Pd/Au之順序或Rh/Au之順 序被覆的態樣者。 Various conductive substrates shown in Table 1 prepared in advance with a test piece size of 40 mm × 40 mm and a thickness of 0.2 mm were prepared. After undergoing the pretreatment of the cathodic electrolytic degreasing and pickling steps shown below, the invention examples were obtained as " A roughened layer is formed to control the specific surface area and the thickness of the oxide film. " As comparative examples, those whose oxide film thickness is not controlled and those whose oxide film thickness is too thick, and those whose oxide film thickness is controlled but whose specific surface area is small are produced. In addition, as a method for controlling the thickness of the oxide film, the thickness of the oxide film is controlled by keeping it in the air at a temperature range of 25 ° C to 100 ° C for 5 seconds to 60 seconds. As the samples of each embodiment or comparative example, Examples 1 to 10, 13 to 20, 21 to 23 (though not shown in Examples 21 to 23, but also provided with an intermediate layer) and 24 to 27, And Comparative Examples 1 to 3, those illustrated in FIG. 1 were prepared. Regarding Examples 11 and 12, those illustrated in FIG. 3 were prepared. In addition, regarding Examples 28 and 29, the surface as shown in FIG. 3 was prepared, and the surface layer was partially followed by the order of Pd / Au or the order of Rh / Au. Orderly covered person.

(預處理條件) (Pretreatment conditions)

[陰極電解脫脂] [Cathode electrolytic degreasing]

脫脂液:NaOH 60g/L Degreasing solution: NaOH 60g / L

脫脂條件:2.5A/dm2、溫度60℃、脫脂時間60秒 Degreasing conditions: 2.5A / dm 2 , temperature 60 ℃, degreasing time 60 seconds

[酸洗] [Pickling]

酸洗液:10%硫酸 Pickling solution: 10% sulfuric acid

酸洗條件:浸漬30秒、室溫 Pickling conditions: immersion for 30 seconds at room temperature

(粗糙化鍍覆條件) (Roughened plating conditions)

[粗糙化Cu鍍覆] [Roughened Cu plating]

鍍覆液:硫酸銅:以銅濃度計為5~10g/L、硫酸:30~120g/L、鉬酸銨:以Mo金屬計為0.1~5.0g/L Plating solution: Copper sulfate: 5 ~ 10g / L based on copper concentration, sulfuric acid: 30 ~ 120g / L, ammonium molybdate: 0.1 ~ 5.0g / L based on Mo metal

鍍覆條件:電流密度10~60A/dm2、溫度20~60℃ Plating conditions: current density 10 ~ 60A / dm 2 , temperature 20 ~ 60 ℃

[粗糙化Ni鍍覆] [Roughened Ni plating]

鍍覆液:WORLD METAL股份有限公司製造WDB-321(商品名) Plating solution: WDB-321 (trade name) manufactured by WORLD METAL Co., Ltd.

鍍覆條件:電流密度8A/dm2、溫度70℃ Plating conditions: current density 8A / dm 2 , temperature 70 ℃

[粗糙化Pd鍍覆] [Roughened Pd plating]

鍍覆液:Pd(NH3)2Cl2 45g/L、NH4OH 90ml/L、(NH4)2SO4 50g/L Plating solution: Pd (NH 3 ) 2 Cl 2 45g / L, NH 4 OH 90ml / L, (NH 4 ) 2 SO 4 50g / L

鍍覆條件:電流密度8A/dm2、溫度60℃ Plating conditions: current density 8A / dm 2 , temperature 60 ℃

[粗糙化Cu-Sn鍍覆] [Roughened Cu-Sn plating]

鍍覆液:CuCN 40g/L、Na2O3Sn 20g/L、NaCN 65g/L、NaOH 7.5g/L Plating solution: CuCN 40g / L, Na 2 O 3 Sn 20g / L, NaCN 65g / L, NaOH 7.5g / L

鍍覆條件:電流密度10A/dm2、溫度60℃ Plating conditions: current density 10A / dm 2 , temperature 60 ℃

(通常中間鍍覆條件) (Usually intermediate plating conditions)

[Ni鍍覆](通常Ni鍍覆) [Ni plating] (usually Ni plating)

鍍覆液:Ni(SO3NH2)2-4H2O 500g/L、NiCl2 30g/L、H3BO3 30g/L Plating solution: Ni (SO 3 NH 2 ) 2 -4H 2 O 500g / L, NiCl 2 30g / L, H 3 BO 3 30g / L

鍍覆條件:電流密度10A/dm2、溫度50℃ Plating conditions: current density 10A / dm 2 , temperature 50 ℃

[Co鍍覆[(通常Co鍍覆) [Co Plating [(Usually Co Plating)

鍍覆液:Co(SO3NH2)2-4H2O 500g/L、CoCl2 30g/L、H3BO3 30g/L Plating solution: Co (SO 3 NH 2 ) 2 -4H 2 O 500g / L, CoCl 2 30g / L, H 3 BO 3 30g / L

鍍覆條件:電流密度10A/dm2、溫度50℃ Plating conditions: current density 10A / dm 2 , temperature 50 ℃

[Cu鍍覆](通常Cu鍍覆) [Cu plating] (usually Cu plating)

鍍覆液:CuSO4-5H2O 250g/L、H2SO4 50g/L、NaCl 0.1g/L Plating solution: CuSO 4 -5H 2 O 250g / L, H 2 SO 4 50g / L, NaCl 0.1g / L

鍍覆條件:電流密度6A/dm2、溫度40℃ Plating conditions: current density 6A / dm 2 , temperature 40 ℃

(通常Pd鍍覆條件) (Normal Pd plating conditions)

[Pd鍍覆] [Pd plating]

鍍覆液:Pd(NH3)2Cl2 45g/L、NH4OH 90ml/L、(NH4)2SO4 50g/L、Parashiguma光澤劑(商品名,松田產業股份有限公司製造)10ml/L Plating solution: Pd (NH 3 ) 2 Cl 2 45g / L, NH 4 OH 90ml / L, (NH 4 ) 2 SO 4 50g / L, Parashiguma glossing agent (trade name, manufactured by Matsuda Industry Co., Ltd.) 10ml / L

鍍覆條件:電流密度5A/dm2、溫度60℃ Plating conditions: current density 5A / dm 2 , temperature 60 ℃

(Au鍍覆條件) (Au plating conditions)

[Au鍍覆] [Au plating]

鍍覆液:KAu(CN)2 14.6g/L、C6H8O7 150g/L、K2C6H4O7 180g/L Plating solution: KAu (CN) 2 14.6g / L, C 6 H 8 O 7 150g / L, K 2 C 6 H 4 O 7 180g / L

鍍覆條件:電流密度1A/dm2、溫度40℃ Plating conditions: current density 1A / dm 2 , temperature 40 ℃

(Rh鍍覆條件) (Rh plating conditions)

[Rh鍍覆] [Rh plating]

鍍覆液:RHODEX(商品名,日本電鍍工程股份有限公司製造) Plating solution: RHODEX (trade name, manufactured by Japan Electroplating Engineering Co., Ltd.)

鍍覆條件:電流密度1.3A/dm2、溫度50℃ Plating conditions: current density 1.3A / dm 2 , temperature 50 ℃

於如上所述地分別製作之各實施例或比較例的試驗片,以上瀧精機公司製造之轉移模具試驗裝置(製品名:Model FTS)進行樹脂壓模而形成接觸面積4mm2之布丁狀試驗片。將該各試驗片投入高溫高濕試驗(於85℃、85%RH保持168小時),對該試驗片實施密接性評價等。將結果示於表2。 On each of the test pieces of each of the examples or comparative examples prepared as described above, a transfer mold test device (product name: Model FTS) manufactured by Hori Seiki Co., Ltd. was resin-molded to form a pudding-like test piece having a contact area of 4 mm 2 . . Each test piece was put into a high-temperature and high-humidity test (holding it at 85 ° C. and 85% RH for 168 hours), and the test piece was subjected to adhesion evaluation and the like. The results are shown in Table 2.

(樹脂密接性評價) (Evaluation of resin adhesion)

評價樹脂:G630L,住友電木公司製造(商品名) Evaluation resin: G630L, manufactured by Sumitomo Bakelite (trade name)

評價條件:裝置:4000Plus,Nordson Advanced Technology公司製造(商品名)、荷重元:50kg Evaluation conditions: Device: 4000Plus, made by Nordson Advanced Technology (trade name), load cell: 50kg

測量範圍:10kg Measuring range: 10kg

測試速度:100μm/s Test speed: 100μm / s

測試高度:10μm Test height: 10μm

「A」(優)表示平均為10kgf/mm2以上之情形,「B」(良)表示平均為5kgf/mm2以上且未達10kgf/mm2之情形,「D」(不佳)表示平均為0kgf/mm2以上且未達5kgf/mm2之情形。 "A" (excellent) indicates an average of 10 kgf / mm 2 or more, "B" (good) indicates an average of 5 kgf / mm 2 or more and less than 10 kgf / mm 2 , and "D" (bad) indicates an average It is a case of 0 kgf / mm 2 or more and less than 5 kgf / mm 2 .

上述「樹脂密接性評價」結果相當於「初始之剪切強度」與「環境試驗後之剪切強度」兩者。「環境試驗後之剪切強度」係「於進行樹脂壓模後於85℃、85%之環境的高溫高濕環境下保持168小時」後之值。又,所謂「初期之剪切強度」,係指「剛製備後之剪切強度」。 The above-mentioned "resin adhesion evaluation" results correspond to both "initial shear strength" and "shear strength after environmental test". "Shear strength after environmental test" is the value after "holding for 168 hours in a high-temperature and high-humidity environment of 85 ° C and 85% environment after resin compression molding". The "initial shear strength" refers to "the shear strength immediately after preparation".

(落粉性評價) (Evaluation of powder fall)

藉由目視進行官能評價。「A」(優)表示未確認到落粉之情形,「B」(良)表示產生少量落粉之情形,「C」(可)表示產生稍多落粉之情形,「D」(不佳)表示產生非常多落粉之情形。A~C係可供實用之等級。此落粉性評價於表2中表示為「有無產生落粉」。 Sensory evaluation was performed visually. "A" (excellent) indicates the case where powder fall is not confirmed, "B" (good) indicates the case where a small amount of powder fall is generated, "C" (may) indicates a case where a few powder fall is generated, and "D" (poor) It indicates that there is a lot of powder falling. A ~ C are practical grades. This dusting property evaluation is shown in Table 2 as "presence or absence of dusting".

Figure TW201803065AD00002
Figure TW201803065AD00002

Figure TW201803065AD00003
Figure TW201803065AD00003

根據本發明,可知於氧化膜厚度為自然形成之程度的比較例1與刻意地調整氧化膜厚度之發明例,環境試驗後之剪切強度差異甚大,可知即便為相同之粗糙化表面,亦可藉由適當地控制氧化膜厚度而進一步提 高樹脂密接性。又,可知於使氧化膜厚度過厚之比較例2,初期之接合強度變低。此係由於在氧化膜內部產生剝離之緣故,顯示適當地控制氧化膜厚度是重要的。另一方面,於比較例3,雖然為比表面積略小於實施例之例,但可知若比表面積不在110%以上,則環境試驗後之剪切強度會變低。 According to the present invention, it can be seen that Comparative Example 1 in which the thickness of the oxide film is naturally formed and Invention Example in which the thickness of the oxide film is intentionally adjusted, the shear strength difference after the environmental test is very large. By further controlling the thickness of the oxide film, High resin adhesion. In addition, in Comparative Example 2 in which the oxide film thickness was too thick, it was found that the initial bonding strength was low. This is because peeling occurs inside the oxide film, and it is important to appropriately control the thickness of the oxide film. On the other hand, in Comparative Example 3, although the specific surface area is slightly smaller than the examples, it can be seen that if the specific surface area is not more than 110%, the shear strength after the environmental test will be lowered.

因此,可知藉由控制此等比表面積及其表面層之氧化被膜厚度兩者,而於環境試驗前後表現出非常優異之樹脂密接性,又,藉由具備具有適當的比表面積之粗糙化層,而可提供落粉性亦優異之引線框架。 Therefore, it can be seen that by controlling both the specific surface area and the thickness of the oxide film on the surface layer, it shows very excellent resin adhesion before and after the environmental test, and by having a roughened layer having an appropriate specific surface area, It can also provide a lead frame with excellent powder fall.

雖對本發明連同其實施態樣一併說明,但只要未特別指定,則無論於說明之任一細節,均無想要限定本發明,應在不違反附加之申請專利範圍所示之發明的精神與範圍下,作廣泛地解釋。 Although the present invention is described together with its implementation, as long as it is not specifically specified, it is not intended to limit the present invention in any detail of the description, and should not violate the spirit of the invention shown in the scope of the attached patent application Explained extensively with the scope.

本申請案主張基於2016年4月12日於日本提出專利申請之特願2016-079867的優先權,該特願在此作為參照且引入其內容作為本說明書記載之一部分。 This application claims priority based on Japanese Patent Application No. 2016-079867, filed in Japan on April 12, 2016, which is hereby incorporated by reference and its contents are incorporated as part of the description of this specification.

1‧‧‧導電性基體 1‧‧‧ conductive substrate

2‧‧‧粗糙化層 2‧‧‧ Roughened layer

3‧‧‧氧化膜 3‧‧‧ oxide film

Claims (7)

一種引線框架材,於導電性基體上具有粗糙化層,該粗糙化層為比表面積為110%以上之粗糙化狀態,且具有設置於粗糙化層最表面之氧化膜,該氧化膜之厚度為10nm以上100nm以下。 A lead frame material has a roughened layer on a conductive substrate, the roughened layer is in a roughened state with a specific surface area of 110% or more, and has an oxide film provided on the outermost surface of the roughened layer. The thickness of the oxide film is Above 10 nm and below 100 nm. 如申請專利範圍第1項之引線框架材,其中,該導電性基體為銅、銅合金、鐵、鐵合金、鋁或鋁合金。 For example, the lead frame material of the first scope of the application for a patent, wherein the conductive substrate is copper, copper alloy, iron, iron alloy, aluminum or aluminum alloy. 如申請專利範圍第1或2項之引線框架材,其中,該粗糙化層係由銅、銅合金、鎳、鎳合金、鈀、鈀合金、銀、銀合金、錫、錫合金、鋅、鋅合金、銠、銠合金、釕、釕合金、銥或銥合金之中任一者構成。 For example, the lead frame material of the first or second scope of the patent application, wherein the roughened layer is made of copper, copper alloy, nickel, nickel alloy, palladium, palladium alloy, silver, silver alloy, tin, tin alloy, zinc, zinc Any of alloy, rhodium, rhodium alloy, ruthenium, ruthenium alloy, iridium, or iridium alloy. 如申請專利範圍第1至3項中任一項之引線框架材,其中,該粗糙化層為單層或多層。 For example, the lead frame material according to any one of claims 1 to 3, wherein the roughened layer is a single layer or multiple layers. 如申請專利範圍第1至4項中任一項之引線框架材,其中,該導電性基體具有粗糙化層,且於引線框架材之整面或局部具有單層或多層由鈀、鈀合金、銠、銠合金、釕、釕合金、鉑、鉑合金、銥、銥合金、金、金合金、銀或銀合金之中任一者構成之表層作為該粗糙化層的上層。 For example, the lead frame material according to any one of claims 1 to 4, wherein the conductive substrate has a roughened layer, and a single layer or a plurality of layers made of palladium, palladium alloy, A surface layer made of any of rhodium, a rhodium alloy, ruthenium, a ruthenium alloy, platinum, a platinum alloy, iridium, an iridium alloy, gold, a gold alloy, silver, or a silver alloy serves as an upper layer of the roughened layer. 一種申請專利範圍第1至5項中任一項之引線框架材的製造方法,其中,該粗糙化層係藉由電鍍形成。 A method for manufacturing a lead frame material according to any one of claims 1 to 5, wherein the roughened layer is formed by electroplating. 一種半導體封裝體,其使用有申請專利範圍第1至5項中任一項之引線框架材。 A semiconductor package using a lead frame material according to any one of claims 1 to 5 of the scope of patent application.
TW106111837A 2016-04-12 2017-04-10 Lead frame material and manufacturing method thereof TWI751150B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016079867 2016-04-12
JPJP2016-079867 2016-04-12

Publications (2)

Publication Number Publication Date
TW201803065A true TW201803065A (en) 2018-01-16
TWI751150B TWI751150B (en) 2022-01-01

Family

ID=60041687

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106111837A TWI751150B (en) 2016-04-12 2017-04-10 Lead frame material and manufacturing method thereof

Country Status (3)

Country Link
JP (1) JPWO2017179447A1 (en)
TW (1) TWI751150B (en)
WO (1) WO2017179447A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI788542B (en) * 2018-03-23 2023-01-01 日商古河電氣工業股份有限公司 Lead frame material, manufacturing method thereof, and semiconductor package using the lead frame material

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7014695B2 (en) 2018-10-18 2022-02-01 Jx金属株式会社 Conductive materials, molded products and electronic components
JP6805217B2 (en) 2018-10-18 2020-12-23 Jx金属株式会社 Conductive materials, molded products and electronic components
CN117043940A (en) * 2021-07-16 2023-11-10 古河电气工业株式会社 Lead frame material, method for manufacturing the same, and semiconductor package
WO2023286697A1 (en) * 2021-07-16 2023-01-19 古河電気工業株式会社 Lead frame material and method for producing same, and semiconductor package

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03222466A (en) * 1990-01-29 1991-10-01 Mitsubishi Electric Corp Lead frame and its manufacture
JPH03280456A (en) * 1990-03-28 1991-12-11 Mitsui High Tec Inc Lead frame used for semiconductor device
JP3550875B2 (en) * 1996-05-14 2004-08-04 ソニー株式会社 Lead frame and semiconductor device using the same
JP3841768B2 (en) * 2003-05-22 2006-11-01 新光電気工業株式会社 Package parts and semiconductor packages
JP2006049698A (en) * 2004-08-06 2006-02-16 Denso Corp Resin sealed semiconductor device
JP4609172B2 (en) * 2005-04-21 2011-01-12 株式会社デンソー Resin-sealed semiconductor device
JP2007258205A (en) * 2006-03-20 2007-10-04 Denso Corp Electronic device and its manufacturing method
JP2007287765A (en) * 2006-04-13 2007-11-01 Denso Corp Resin-sealed semiconductor device
JP2008103455A (en) * 2006-10-18 2008-05-01 Nec Electronics Corp Semiconductor device and method for manufacturing the semiconductor device
KR101241735B1 (en) * 2008-09-05 2013-03-08 엘지이노텍 주식회사 Lead frame and method for manufacturing the same
KR20100103015A (en) * 2009-03-12 2010-09-27 엘지이노텍 주식회사 Lead frame and method for manufacturing the same
KR101113891B1 (en) * 2009-10-01 2012-02-29 삼성테크윈 주식회사 Lead frame and method of manufacturing lead frame
JP2014146704A (en) * 2013-01-29 2014-08-14 Fuji Electric Co Ltd Semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI788542B (en) * 2018-03-23 2023-01-01 日商古河電氣工業股份有限公司 Lead frame material, manufacturing method thereof, and semiconductor package using the lead frame material

Also Published As

Publication number Publication date
WO2017179447A1 (en) 2017-10-19
JPWO2017179447A1 (en) 2018-04-19
TWI751150B (en) 2022-01-01

Similar Documents

Publication Publication Date Title
TWI751150B (en) Lead frame material and manufacturing method thereof
TWI411081B (en) Lead frame and method for manufacturing the same
TWI699458B (en) Lead frame material and manufacturing method thereof
TW200536031A (en) Fretting and whisker resistant coating system and method
TWI449809B (en) Electrical and electronic components for the use of composite materials and electrical and electronic components
TWI404835B (en) Electronic parts and manufacturing methods thereof
CN109937479B (en) Lead frame material, method for manufacturing the same, and semiconductor package
CN103988301B (en) Lead frame and semiconductor package manufactured by using the same
JP2012009542A (en) Lead flame for optical semiconductor device and method for manufacturing the same
JP5766318B2 (en) Lead frame
JPH05117898A (en) Lead frame for mounting semiconductor chip and production thereof
JP2014084476A (en) Surface treatment plated material and production method of the same, and electronic component
JP2014123760A5 (en)
JP7162341B2 (en) Method for manufacturing plated laminate and plated laminate
JP7366480B1 (en) Lead frame material and its manufacturing method, and semiconductor package using lead frame material
JP7178530B1 (en) Lead frame material, manufacturing method thereof, and semiconductor package
TWI500788B (en) Unplated copper wire with wear resistance corrosion resistance properties and manufacturing method thereof
KR20130061516A (en) Lead frame and semiconductor package including the same
WO2023286697A1 (en) Lead frame material and method for producing same, and semiconductor package
JPH09223771A (en) Electronic component lead member and its manufacture
JP2022085602A (en) Plating material and electronic component
JP6438643B2 (en) Electrode member and manufacturing method thereof
TW202217078A (en) Anti-corrosion terminal material for aluminum core wire and manufacturing method thereof, anti-corrosion terminal and wire terminal structure
JPWO2020235292A1 (en) Lead frame materials and their manufacturing methods, as well as lead frames and electrical and electronic components
JPS5916209A (en) Heat resistant silver coated conductor