TW201721305A - Exposure device, adjustment method and program of exposure device especially for correction of position deviation of a substrate equipped with a large number of patterns - Google Patents
Exposure device, adjustment method and program of exposure device especially for correction of position deviation of a substrate equipped with a large number of patterns Download PDFInfo
- Publication number
- TW201721305A TW201721305A TW105123176A TW105123176A TW201721305A TW 201721305 A TW201721305 A TW 201721305A TW 105123176 A TW105123176 A TW 105123176A TW 105123176 A TW105123176 A TW 105123176A TW 201721305 A TW201721305 A TW 201721305A
- Authority
- TW
- Taiwan
- Prior art keywords
- lower layer
- patterns
- substrate
- exposure apparatus
- layer patterns
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70691—Handling of masks or workpieces
- G03F7/70775—Position control, e.g. interferometers or encoders for determining the stage position
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/38—Masks having auxiliary features, e.g. special coatings or marks for alignment or testing; Preparation thereof
- G03F1/44—Testing or measuring features, e.g. grid patterns, focus monitors, sawtooth scales or notched scales
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70491—Information management, e.g. software; Active and passive control, e.g. details of controlling exposure processes or exposure tool monitoring processes
- G03F7/70508—Data handling in all parts of the microlithographic apparatus, e.g. handling pattern data for addressable masks or data transfer to or from different components within the exposure apparatus
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70605—Workpiece metrology
- G03F7/70681—Metrology strategies
- G03F7/70683—Mark designs
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7003—Alignment type or strategy, e.g. leveling, global alignment
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7049—Technique, e.g. interferometric
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
Abstract
Description
本發明係關於在基板等形成圖案的曝光裝置,尤其關於對列列有多數圖案的基板的調正。 The present invention relates to an exposure apparatus for forming a pattern on a substrate or the like, and more particularly to the alignment of a substrate having a plurality of patterns arranged in a row.
近年來活用一種在1塊基板描繪多數電路圖案(半導體晶片圖案等)的曝光方法。例如,在晶圓狀態下進行IC封裝製程的晶圓級封裝體(WLP)中,已知一種扇出型晶圓級封裝(FO-WLP)。 In recent years, an exposure method in which a plurality of circuit patterns (semiconductor wafer patterns, etc.) are drawn on one substrate has been utilized. For example, in a wafer level package (WLP) for performing an IC package process in a wafer state, a fan-out wafer level package (FO-WLP) is known.
因此,作成使由晶圓切出的半導體晶片多數排列在支持基板者(稱為擬似晶圓),在半導體晶片的間隙,藉由圖案曝光形成再配線之後,切斷擬似晶圓而獲得封裝體(將如上所示之製程稱為Mold first(Chip-first)型的FO-WLP)。 Therefore, a plurality of semiconductor wafers cut out from the wafer are arranged on the support substrate (referred to as a pseudo wafer), and after rewiring is formed by pattern exposure in the gap of the semiconductor wafer, the dummy wafer is cut to obtain a package. (The process shown above is referred to as Mold first (Chip-first) type FO-WLP).
在FO-WLP中,為了將半導體晶片埋設在具延展性的樹脂製支持基板,在各個半導體晶片產生隨機的固有位置偏移,必須藉由調正來補正再配線圖案的位置。 In the FO-WLP, in order to embed a semiconductor wafer on a malleable resin supporting substrate, a random inherent positional shift occurs in each semiconductor wafer, and it is necessary to correct the position of the rewiring pattern by adjustment.
以調正方法而言,使攝像範圍配合藉由光調變元件陣列(DMD等)所得之投影區域的掃描頻寬(頻寬)而使攝影機掃描,且取得將該等畫像相連的全體廣域畫像。接著,檢測形成在各晶片的調正標記或端子焊墊等的位置而以模板匹配方式檢測各晶片的位置偏移量(參照專利文獻1)。 In the correction method, the imaging range is matched with the scanning bandwidth (bandwidth) of the projection area obtained by the optical modulation element array (DMD or the like), and the camera is scanned, and the entire wide area in which the images are connected is obtained. portrait. Then, the positions of the alignment marks or the terminal pads formed in the respective wafers are detected, and the positional shift amount of each wafer is detected by the template matching method (see Patent Document 1).
另一方面,在藉由重疊成複數層進行圖案化而形成多層基板的情形下,亦在下層圖案(first layer)重疊電路圖案進行曝光,因此必須進行調正。以檢測位置偏移量的方法而言,例如可利用調正標記或晶片形狀(晶粒形狀)來檢測位置偏移(參照專利文獻2)。 On the other hand, in the case where a multilayer substrate is formed by patterning by laminating into a plurality of layers, the circuit pattern is also superimposed on the first layer to expose the film, and therefore adjustment must be performed. In the method of detecting the positional shift amount, for example, the positional shift can be detected by using the alignment mark or the wafer shape (grain shape) (refer to Patent Document 2).
【先前技術文獻】 [Previous Technical Literature]
【專利文獻】 [Patent Literature]
【專利文獻1】日本特開2013-58520號公報 [Patent Document 1] Japanese Patent Laid-Open Publication No. 2013-58520
【專利文獻2】日本特表2013-520828號公報 [Patent Document 2] Japanese Patent Publication No. 2013-520828
在不同於晶圓等的大型樹脂基板中,圖案數極端多(例如1萬以上),一邊對沿著掃描帶的區域進行攝像一邊取得全體的廣域畫像,耗費時間,且有其限度。結果,調正計算亦需要時間,基板的生產性降低。另一方面,若進行按每層的圖案對位,若在晶片等形狀本身不具特徵,難以正確檢測位置偏移量。 In a large-sized resin substrate different from a wafer or the like, the number of patterns is extremely large (for example, 10,000 or more), and it takes time and a limit to acquire an entire wide-area image while imaging an area along the scanning zone. As a result, it takes time to adjust the calculation, and the productivity of the substrate is lowered. On the other hand, if the pattern alignment is performed for each layer, it is difficult to accurately detect the positional shift amount if the shape of the wafer itself is not characteristic.
因此,在配設有多數圖案的基板中,亦必須迅速且正確地進行調正。 Therefore, in a substrate provided with a plurality of patterns, it is also necessary to perform the adjustment quickly and accurately.
本發明之曝光裝置係可在多數圖案(以下稱為下層圖案)進行排列的基板圖案化的曝光裝置,例如,可對根據FO-WLP所成形的支持基板,進行再配線的圖案化。尤其,本 發明之曝光裝置係可對更為龐大的數量(例如1萬以上)的下層圖案遍及全體而排列成矩陣狀的矩形狀基板調整調正。在此的下層圖案係包含有半導體封裝體(晶片),此外,亦包含使玻璃基板或印刷基板等規則式排列的電路圖案。 The exposure apparatus of the present invention is an exposure apparatus capable of patterning a substrate in which a plurality of patterns (hereinafter referred to as a lower layer pattern) are arranged. For example, patterning of rewiring can be performed on a support substrate formed by FO-WLP. Especially this According to the exposure apparatus of the present invention, it is possible to adjust the alignment of a rectangular substrate having a larger number (for example, 10,000 or more) of the lower layer pattern arranged in a matrix over the entire area. The lower layer pattern here includes a semiconductor package (wafer), and also includes a circuit pattern in which a glass substrate or a printed substrate is regularly arranged.
本發明之曝光裝置係包括:攝像部;計測部,其係計測各下層圖案位置;及補正部,其係藉由模板匹配,算出各下層圖案的位置偏移量,且補正描繪資料。例如,攝像部係包括:可沿著主掃描方向等移動的攝影機,藉由將攝影機進行驅動控制,可對基板,間歇性或連續性掃描攝像區域。 An exposure apparatus according to the present invention includes: an imaging unit; a measurement unit that measures a position of each of the lower layer patterns; and a correction unit that calculates a positional shift amount of each of the lower layer patterns by template matching, and corrects the drawing material. For example, the imaging unit includes a camera that can move in the main scanning direction or the like, and by driving the camera, the imaging area can be scanned intermittently or continuously on the substrate.
在本發明中,攝像部藉由調整成像倍率等,以在多數下層圖案之中,以在視野內掌握複數下層圖案的方式進行攝像。例如,若以大於因光調變元件陣列所致之掃描頻寬的視野框進行攝像即可。此外,可沿著主掃描方向、副掃描方向,以複數下層圖案排列的數量收納在視野框。 In the present invention, the imaging unit performs imaging by grasping a plurality of lower layer patterns in the field of view by adjusting the imaging magnification or the like. For example, imaging may be performed with a field of view frame larger than the scanning bandwidth due to the array of light modulation elements. Further, it may be accommodated in the field of view frame in the number of the plurality of lower layer patterns along the main scanning direction and the sub-scanning direction.
接著,計測部係根據被抽出屬於下層圖案各個的至少一部分區域的特徵標記的比較對象畫像,進行模板匹配,且檢測位置偏移。複數下層圖案被同時攝影,並且將下層圖案的至少一部分區域作為模板匹配的比較對象,形成為將形成在該處的連接焊墊等作為特徵標記所抽出的比較對象畫像,藉此可進行迅速的調正補正。 Next, the measurement unit performs template matching based on the comparison target image from which the feature marks belonging to at least a part of each of the lower layer patterns are extracted, and detects the positional shift. The plurality of lower layer patterns are simultaneously photographed, and at least a part of the lower layer pattern is used as a comparison object for template matching, and is formed as a comparison object image extracted as a feature mark by a connection pad or the like formed there, thereby enabling rapid comparison Correction and correction.
在配線圖案複雜的下層圖案中,難以由收納在視野框的鄰接下層圖案之中,個別辦識下層圖案。因此計測部亦可在檢測下層圖案各個的輪廓之後,再抽出比較對象畫像。 In the lower layer pattern in which the wiring pattern is complicated, it is difficult to individually recognize the lower layer pattern by being accommodated in the adjacent lower layer pattern of the field of view frame. Therefore, the measurement unit can extract the comparison object image after detecting the contours of the lower layer patterns.
若在1個下層圖案隨機存在多數特徵標記,在特 徵標記抽出處理需要時間。因此計測部亦可構成為可任意設定比較對象畫像的區域。例如,亦可將下層圖案的區域的一部分設定為比較對象畫像。 If there are many feature marks randomly in one lower layer pattern, It takes time to sign the extraction process. Therefore, the measurement unit may be configured to arbitrarily set an area in which the comparison target image is arbitrarily set. For example, a part of the area of the lower layer pattern may be set as the comparison object image.
計測部係針對無法進行位置偏移檢測的下層圖案,為了抑制調正調整時間,若參照鄰接的下層圖案的位置偏移量即可。藉此亦可一定程度進行用以作為鄰接下層圖案的資訊而為有效的調正調整。或者,關於計測部無法進行位置偏移檢測的下層圖案,亦可按照根據操作員的操作的下層圖案輪廓的抽出,決定下層圖案的位置偏移量。例如,可藉由輪廓檢測輔助功能,對操作員,在畫面上支持輪廓檢測,據此檢測位置偏移量。 The measurement unit is configured to refer to the positional shift amount of the adjacent lower layer pattern in order to suppress the adjustment adjustment time for the lower layer pattern in which the positional shift detection is not possible. Thereby, it is also possible to perform adjustment adjustment which is effective as information adjacent to the lower layer pattern to a certain extent. Alternatively, the lower layer pattern in which the measurement unit cannot perform the positional shift detection may determine the positional shift amount of the lower layer pattern in accordance with the extraction of the lower layer pattern contour according to the operator's operation. For example, by the contour detection assisting function, the operator can support contour detection on the screen and detect the position offset based thereon.
對由2以上的下層圖案所構成的多封裝體區域,計測部在該區域內的下層圖案全部攝像結束後,若檢測該區域內的下層圖案的位置偏移量即可。 In the multi-package region composed of the lower layer pattern of two or more, the measurement unit may detect the position shift amount of the lower layer pattern in the region after all the lower layer patterns in the region have been imaged.
本發明之曝光裝置之調正方法係多數下層圖案進行排列的基板圖案化的曝光裝置的調正方法,其在多數下層圖案之中,以在視野內掌握複數下層圖案的方式進行攝像,計測各下層圖案位置,藉由模板匹配算出各下層圖案的位置偏移量,補正描繪資料的曝光方法,根據被抽出屬於下層圖案各個的至少一部分區域的特徵標記的比較對象畫像,進行模板匹配,且檢測位置偏移。 The method of modulating an exposure apparatus according to the present invention is a method of aligning a substrate-patterned exposure apparatus in which a plurality of lower layer patterns are arranged, and among the plurality of lower layer patterns, imaging is performed so as to grasp a plurality of lower layer patterns in a field of view, and each measurement is performed. The lower layer pattern position is calculated by template matching to calculate the positional shift amount of each lower layer pattern, and the exposure method for correcting the drawing material is performed, and the template matching is performed based on the comparison object image of the feature mark extracted from at least a part of each of the lower layer patterns, and the detection is performed. Position offset.
本發明之程式係將在多數下層圖案進行排列的基板圖案化的曝光裝置,在多數下層圖案之中,以在視野內掌握複數下層圖案的方式進行攝像的攝像手段;計測各下層圖案位 置的計測手段;作為藉由模板匹配,算出各下層圖案的位置偏移量,且補正描繪資料的補正手段來發揮功能,以根據被抽出屬於下層圖案各個的至少一部分區域的特徵標記的比較對象畫像,進行模板匹配,且檢測位置偏移的方式,作為計測手段來發揮功能。 The program of the present invention is an imaging device that patterns a substrate in which a plurality of lower patterns are arranged, and an imaging device that captures a plurality of lower layers in a field of view in a plurality of lower patterns; and measures each lower pattern bit. The measurement means for calculating the positional shift amount of each lower layer pattern by template matching, and correcting the correction means of the drawing material to function, based on the comparison object of the feature mark extracted from at least a part of each of the lower layer patterns In the image, the template matching is performed, and the method of detecting the positional shift is used as a measuring means.
藉由本發明,對形成有多數圖案的基板,亦可迅速且適當地進行調正調整。 According to the present invention, it is possible to quickly and appropriately adjust the adjustment of the substrate on which the plurality of patterns are formed.
10‧‧‧曝光裝置 10‧‧‧Exposure device
12‧‧‧描繪平台 12‧‧‧Drawing platform
15‧‧‧平台驅動機構 15‧‧‧ platform drive mechanism
18‧‧‧曝光頭 18‧‧‧Exposure head
20‧‧‧光源 20‧‧‧Light source
21‧‧‧光源驅動部 21‧‧‧Light source drive department
22‧‧‧DMD 22‧‧‧DMD
23‧‧‧成像光學系 23‧‧‧Image Optics
24‧‧‧DMD驅動電路 24‧‧‧DMD drive circuit
26‧‧‧光柵轉換電路 26‧‧‧Grating conversion circuit
27‧‧‧計測電路(計測部) 27‧‧‧Measurement circuit (measurement department)
29‧‧‧攝影機(攝像部) 29‧‧‧Camera (camera)
30‧‧‧控制器(計測部、攝像部) 30‧‧‧ Controller (measurement unit, camera unit)
31‧‧‧露出控制部(攝像部) 31‧‧‧Exposed control department (camera department)
32‧‧‧記憶體 32‧‧‧ memory
BA‧‧‧帶區域 BA‧‧‧With area
CP‧‧‧連接焊墊 CP‧‧‧ connection pad
PC‧‧‧輪廓 PC‧‧‧ contour
RM‧‧‧樹脂模具區域 RM‧‧‧Resin mold area
SC‧‧‧半導體封裝體(半導體晶片) SC‧‧‧Semiconductor package (semiconductor wafer)
TA‧‧‧比較對象區域 TA‧‧‧Comparative target area
TA1‧‧‧比較對象區域 TA1‧‧‧Comparative object area
TI‧‧‧畫像 TI‧‧‧ portrait
VF‧‧‧攝影機視野 VF‧‧· camera vision
W‧‧‧基板 W‧‧‧Substrate
第1圖係本實施形態之曝光裝置的區塊圖。 Fig. 1 is a block diagram of an exposure apparatus of the present embodiment.
第2圖係顯示在FO-WLP中被成形的支持基板(臨時基板)之一例的圖。 Fig. 2 is a view showing an example of a support substrate (temporary substrate) formed in the FO-WLP.
第3圖係顯示調正調整及描繪處理的流程圖的圖。 Fig. 3 is a view showing a flowchart of the adjustment adjustment and drawing processing.
第4圖係顯示攝影機的攝像範圍的圖。 Fig. 4 is a view showing the imaging range of the camera.
第5圖係顯示半導體晶片的特徵抽出的圖。 Figure 5 is a diagram showing the extraction of features of a semiconductor wafer.
第6圖係設定半導體晶片的一部分區域作為比較對象區域的圖。 Fig. 6 is a view showing a part of a region of a semiconductor wafer as a comparison target region.
第7圖係顯示再配線形成時的資料補正的圖。 Fig. 7 is a view showing the correction of data at the time of rewiring formation.
第8圖係顯示多晶片的圖。 Figure 8 is a diagram showing a multi-wafer.
以下參照圖示,說明本發明之實施形態。 Embodiments of the present invention will be described below with reference to the drawings.
第1圖係本實施形態之曝光裝置的區塊圖。 Fig. 1 is a block diagram of an exposure apparatus of the present embodiment.
曝光裝置10係可藉由對基板W照射光來形成電路 圖案的無遮罩曝光裝置,包括設有DMD(Digital Micro-mirror Device,數位微鏡裝置)22的曝光頭18。基板W係被裝載在描繪平台12,在描繪平台12上係沿著主掃描方向(X方向)、副掃描方向(Y方向)而規定X-Y座標系。 The exposure device 10 can form a circuit by irradiating light to the substrate W. The patterned unmasked exposure apparatus includes an exposure head 18 provided with a DMD (Digital Micro-mirror Device) 22. The substrate W is mounted on the drawing platform 12, and the X-Y coordinate system is defined on the drawing platform 12 along the main scanning direction (X direction) and the sub scanning direction (Y direction).
曝光頭18係連同DMD22包括照明光學系及成像光學系(在此未圖示)。由曝光裝置10所配備的光源20(雷射或放電燈等)所放射的光係藉由照明光學系被導引至DMD22。 The exposure head 18, along with the DMD 22, includes an illumination optics and an imaging optics (not shown). The light emitted by the light source 20 (laser or discharge lamp, etc.) provided by the exposure device 10 is guided to the DMD 22 by the illumination optical system.
DMD22係使微小的矩形狀微鏡(在此為數μm~數十μm)以矩陣狀作2次元排列的光調變元件陣列,例如由1024×768的微鏡所構成。各微鏡係以使來自光源20的光束朝向基板W的曝光面方向反射的第1姿勢(ON狀態)、及朝曝光面外的方向反射的第2姿勢(OFF狀態)任一姿勢作定位,按照控制訊號(曝光資料)來切換姿勢。 The DMD 22 is a light modulation element array in which a minute rectangular micromirror (here, several μm to several tens of μm) is arranged in a matrix in a matrix, and is composed of, for example, a 1024×768 micromirror. Each of the micromirrors is positioned such that the first posture (ON state) in which the light beam from the light source 20 is reflected toward the exposure surface of the substrate W and the second posture (OFF state) reflected in the direction outside the exposure surface are positioned. Switch the gesture according to the control signal (exposure data).
在DMD22中,各微鏡選擇性被ON/OFF控制,在ON狀態的微鏡上反射的光係透過成像光學系而照射在基板W。因此,被照射在基板W的光係由在各微鏡被選擇性反射的光的光束所構成,成為對應應形成在曝光面上的電路圖案的圖案光。 In the DMD 22, each micromirror is selectively ON/OFF controlled, and light reflected on the micromirror in the ON state is transmitted through the imaging optical system and irradiated onto the substrate W. Therefore, the light irradiated on the substrate W is composed of a light beam of light selectively reflected by each micromirror, and becomes pattern light corresponding to a circuit pattern to be formed on the exposure surface.
若所有微鏡為ON狀態,在基板W上係規定成為具有預定尺寸的矩形狀投影區域的曝光區域。例如,若成像光學系23的倍率為1倍,曝光區域的尺寸與DMD22的尺寸相一致。一邊藉由平台驅動機構15,使描繪平台12朝X方向移動,一邊使曝光區域在基板W上相對移動(掃描),藉此曝光在 基板W。 When all the micromirrors are in an ON state, an exposure region which is a rectangular projection region having a predetermined size is defined on the substrate W. For example, if the magnification of the imaging optical system 23 is 1 time, the size of the exposed area coincides with the size of the DMD 22. While the drawing platform 12 is moved in the X direction by the stage driving mechanism 15, the exposure area is relatively moved (scanned) on the substrate W, thereby exposing Substrate W.
其中,曝光頭18係以藉由DMD22所得之曝光區域相對掃描方向以預定的微小角度傾斜的方式作配置。結果,沿著主掃描方向作排列的微鏡的微小投影區域的軌跡係沿著副掃描方向以微小距離偏移。 Among them, the exposure head 18 is disposed such that the exposure region obtained by the DMD 22 is inclined at a predetermined minute angle with respect to the scanning direction. As a result, the trajectory of the minute projection area of the micromirror arranged along the main scanning direction is shifted by a slight distance along the sub-scanning direction.
關於曝光動作,由於進行多重曝光,因此以各微鏡的微小投影區域彼此重疊的方式設定曝光間距(曝光動作時間間隔)。結果,曝光區域以微小距離由主掃描方向偏移而移動,藉此在1個微小投影區域(單元(cell))內,分布曝光拍攝時的微小投影區域中心點(曝光點)。結果,藉由單元尺寸以下的解析度,形成圖案。 In the exposure operation, since the multiple exposure is performed, the exposure pitch (exposure operation time interval) is set so that the minute projection regions of the respective micromirrors overlap each other. As a result, the exposure area is shifted by the minute distance by the main scanning direction, whereby the center point (exposure point) of the minute projection area at the time of exposure shooting is distributed in one small projection area (cell). As a result, the pattern is formed by the resolution below the cell size.
伴隨曝光區域沿著主掃描方向(X方向)在基板W上連續性或間歇性作相對移動,圖案沿著主掃描方向形成在基板W。若沿著1個掃描帶的多重曝光動作從基板W之一端至一端結束時,進行沿著接下來的掃描帶的多重曝光動作。藉由將基板W全體曝光,描繪處理即結束。 The accompanying exposure region is relatively continuously or intermittently moved on the substrate W along the main scanning direction (X direction), and the pattern is formed on the substrate W along the main scanning direction. When the multiple exposure operation along one scanning tape ends from one end to one end of the substrate W, a multiple exposure operation along the next scanning zone is performed. The drawing process is completed by exposing the entire substrate W.
與外部的工作站(未圖示)相連接的控制器30係控制描繪處理,且對DMD驅動電路24、讀出位址控制電路(未圖示)、光源驅動部21等輸出控制訊號。控制曝光動作的程式係預先被儲存在控制器30內的ROM(未圖示)。 The controller 30 connected to an external workstation (not shown) controls the drawing process, and outputs a control signal to the DMD drive circuit 24, the read address control circuit (not shown), the light source drive unit 21, and the like. The program for controlling the exposure operation is stored in advance in a ROM (not shown) in the controller 30.
由工作站作為CAD/CAM資料被傳送的圖案資料係作為座標資料的向量資料,光柵轉換電路26係將向量資料轉換成光柵資料。藉由1或0的2值資料所表示的光柵資料係將各微鏡的位置決定為ON狀態或OFF狀態。所生成的光柵資 料係配合曝光動作而被送至DMD驅動電路24。光柵資料讀出、寫入時序係藉由讀出位址控制電路予以控制。 The pattern data transmitted by the workstation as CAD/CAM data is used as vector data of the coordinate data, and the raster conversion circuit 26 converts the vector data into raster data. The raster data represented by the binary data of 1 or 0 determines the position of each micromirror to be in an ON state or an OFF state. Generated grating The material is sent to the DMD drive circuit 24 in conjunction with the exposure operation. The raster data read and write timing is controlled by the read address control circuit.
由於在基板W發生熱變形等,因此在執行多重曝光之前進行調正調整。攝影機29係以對位於描繪平台12上的基板W進行攝像的方式作配置,可藉由內置的聚焦透鏡來改變攝像對象的成像倍率。攝影機29中的成像倍率、AF處理、光圈調整等露出控制係藉由露出控制部31予以執行。 Since thermal deformation or the like occurs on the substrate W, the adjustment adjustment is performed before the multiple exposure is performed. The camera 29 is arranged to image the substrate W on the drawing platform 12, and the imaging magnification of the imaging target can be changed by the built-in focus lens. The exposure control such as the imaging magnification, the AF processing, and the aperture adjustment in the camera 29 is executed by the exposure control unit 31.
控制器30係在藉由攝影機29對基板W進行攝像的期間,控制平台驅動機構15來控制掃描速度等。計測電路27係根據藉由攝影機29所攝像到的畫像資料,檢測調正標記等特徵點的位置。其中,亦可將複數攝影機以預定間隔排列而在調正調整時一邊使其平行移動一邊進行攝影。 The controller 30 controls the stage drive mechanism 15 to control the scanning speed and the like while the substrate W is being imaged by the camera 29. The measurement circuit 27 detects the position of a feature point such as a correction mark based on the image data captured by the camera 29. In addition, the plurality of cameras may be arranged at predetermined intervals, and may be photographed while being moved in parallel during the adjustment adjustment.
控制器30係根據被檢測到的特徵點的位置、與理想上(設計上)的基準位置的差亦即位置偏移量,進行調正調整。具體而言,將圖案的描繪位置(描繪時序),按照被算出的位置偏移量進行補正。 The controller 30 performs the adjustment adjustment based on the difference between the position of the detected feature point and the ideal (designed) reference position, that is, the positional shift amount. Specifically, the drawing position (drawing timing) of the pattern is corrected in accordance with the calculated position shift amount.
第2圖係顯示在FO-WLP中被成形之支持基板(臨時基板)之一例的圖。 Fig. 2 is a view showing an example of a support substrate (temporary substrate) formed in the FO-WLP.
在支持基板(以下設為與第1圖相同的符號B)係以矩陣狀以預定間距排列有半導體封裝體(以下稱為半導體晶片)SC,在此係顯示在125×160的半導體晶片SC被埋設在樹脂製支持基板W的狀態下進行排列者,但是實際上亦有排列2萬以上的半導體晶片SC的情形。在支持基板W係例如5mm以下的半導體晶片SC以間距10mm以下進行排列。 In the support substrate (hereinafter, the same reference numeral B as in FIG. 1), a semiconductor package (hereinafter referred to as a semiconductor wafer) SC is arranged in a matrix at a predetermined pitch, and is displayed on the 125 × 160 semiconductor wafer SC. Although the cells are arranged in a state in which the resin-made support substrate W is embedded, in actuality, the semiconductor wafer SC of 20,000 or more is arranged. The semiconductor wafer SC having a support substrate W of, for example, 5 mm or less is arranged at a pitch of 10 mm or less.
在FO-WLP中,必須對抵碰到鄰接的半導體晶片SC的間隙的樹脂部分,將再配線進行圖案形成。但是,半導體晶片SC由於樹脂延展性而各個具有隨機的位置偏移量,若半導體晶片SC的連接焊墊的實際位置與設計上的位置偏移,在圖案形成時,產生樹脂部分的配線未與半導體晶片SC相連接的狀態。 In the FO-WLP, it is necessary to pattern the rewiring of the resin portion that abuts against the gap of the adjacent semiconductor wafer SC. However, the semiconductor wafer SC has a random positional shift amount due to the resin ductility, and if the actual position of the connection pad of the semiconductor wafer SC is shifted from the design position, the wiring of the resin portion is not formed at the time of pattern formation. The state in which the semiconductor wafer SC is connected.
因此,在描繪前進行調正調整來補正描繪資料。在本實施形態中,當檢測龐大數量的半導體晶片SC各個的位置偏移量時,藉由利用大範圍視野所為之攝像及模板匹配來進行。以下說明此。 Therefore, the adjustment adjustment is performed before the drawing to correct the drawing data. In the present embodiment, when detecting a positional shift amount of each of a large number of semiconductor wafers SC, it is performed by imaging and template matching using a wide range of fields of view. This is explained below.
第3圖係顯示調正調整及描繪處理的流程圖的圖。第4圖係顯示攝影機的攝像範圍的圖。第5圖係顯示半導體晶片的特徵抽出的圖。 Fig. 3 is a view showing a flowchart of the adjustment adjustment and drawing processing. Fig. 4 is a view showing the imaging range of the camera. Figure 5 is a diagram showing the extraction of features of a semiconductor wafer.
若基板W被裝載在描繪平台12,控制攝影機29的成像倍率等,並且使描繪平台12間歇性移動,藉此進行攝影機掃描(S101)。此時,以複數半導體晶片SC收在攝影機視野VF的方式設定成像倍率。 When the substrate W is loaded on the drawing platform 12, the imaging magnification of the camera 29 or the like is controlled, and the drawing platform 12 is intermittently moved, thereby performing camera scanning (S101). At this time, the imaging magnification is set such that the plurality of semiconductor wafers SC are received in the camera field of view VF.
在第4圖中,以可對6個半導體晶片SC進行攝像作為晶片全體的方式設定成像倍率。該攝影機視野VF係不同於成為DMD22之曝光區域的掃描區域的帶區域BA的範圍,比帶區域BA的寬幅為更大。若對6個半導體晶片SC的攝像結束,將接下來的6個半導體晶片SC一度攝像,且反覆此。此外,依圖案的複雜度來調整掃描速度。 In Fig. 4, the imaging magnification is set so that the imaging of the six semiconductor wafers SC can be performed as the entire wafer. The camera field of view VF is different from the range of the band area BA which is the scanning area of the exposure area of the DMD 22, and is larger than the width of the band area BA. When the imaging of the six semiconductor wafers SC is completed, the next six semiconductor wafers SC are imaged once and repeated. In addition, the scanning speed is adjusted according to the complexity of the pattern.
一邊使描繪平台12移動來進行攝影機掃描,一邊 取得由攝影機29被送來的畫像資料,抽出在模板匹配中作對比的區域,並且如第5圖所示,抽出半導體晶片SC內成為圓形狀的連接焊墊CP作為標記。連接焊墊CP的抽出(畫像認識)係藉由周知的畫像辨識處理被執行(S102、S103)。此時,抽出收在攝影機視野VF內的半導體晶片SC的輪廓之後,抽出模板匹配對象的區域(以下稱為比較對象區域)TA。 While moving the drawing platform 12 to perform camera scanning, The image data sent from the camera 29 is taken, and the area to be compared in the template matching is extracted, and as shown in FIG. 5, the connection pad CP having a circular shape in the semiconductor wafer SC is extracted as a mark. The extraction (image recognition) of the connection pad CP is performed by a well-known image recognition process (S102, S103). At this time, after extracting the outline of the semiconductor wafer SC received in the camera field of view VF, an area (hereinafter referred to as a comparison target area) TA of the template matching target is extracted.
在第5圖中,係描繪半導體晶片SC的輪廓PC,但是輪廓PC僅為支持基板W之與樹脂部分的交界線,因此以被送至計測電路27的畫像資料而言,無法判斷是形成有配線的線、還是晶片邊緣。因此,根據預先被輸入的晶片尺寸資訊等,藉由邊緣檢測等,抽出半導體晶片SC的輪廓線。 In Fig. 5, the outline PC of the semiconductor wafer SC is depicted, but the outline PC is only the boundary line between the support substrate W and the resin portion. Therefore, it is impossible to judge that the image data sent to the measurement circuit 27 is formed. The wire of the wire, or the edge of the wafer. Therefore, the outline of the semiconductor wafer SC is extracted by edge detection or the like based on the wafer size information or the like which is input in advance.
接著,設定該半導體晶片尺寸的連接焊墊CP被抽出作為標記的比較對象區域TA的畫像TI作為模板匹配的比較對象。其中,為了提升調正處理速度,可抽出該一部分區域作為比較對象區域。 Next, the connection pad CP of the semiconductor wafer size is set to extract the image TI of the comparison target area TA as a mark as a comparison target for template matching. In order to increase the speed of the correction processing, the partial area may be extracted as a comparison target area.
第6圖係將其一部分區域設定為比較對象區域的圖。在此係以將比較對象區域TA的右角部分的畫像作為對象來進行模板匹配的方式,設定有比較對象區域TA1。因比較對象區域TA1的尺寸小,連接焊墊CP的個數減少,可縮短模板匹配的處理時間。控制器30係可藉由操作員的輸入操作等,對應圖案的複雜度,任意設定比較對象區域TA1的尺寸、位置。 Fig. 6 is a diagram in which a part of the area is set as a comparison target area. Here, the comparison target area TA1 is set in such a manner that template matching is performed on the image of the right corner portion of the comparison target area TA. Since the size of the comparison target area TA1 is small, the number of connection pads CP is reduced, and the processing time for template matching can be shortened. The controller 30 can arbitrarily set the size and position of the comparison target area TA1 by the input operation of the operator or the like in accordance with the complexity of the pattern.
若被抽出呈現連接焊墊CP的彼此位置關係的比較對象區域TA(或TA1),根據預先備妥的半導體晶片SC的模板圖案,執行周知的模板匹配處理,由連接焊墊CP的位置偏 移量算出半導體晶片SC的位置偏移量(S104、S105)。 When the comparison target area TA (or TA1) exhibiting the positional relationship of the connection pads CP is extracted, a well-known template matching process is performed according to the template pattern of the semiconductor wafer SC prepared in advance, and the position of the connection pad CP is biased. The amount of positional shift of the semiconductor wafer SC is calculated by the amount of shift (S104, S105).
以位置偏移量而言,在此係檢測X、Y軸方向的位移及旋轉量,且被保存在記憶體32。若位置偏移量被檢測,配合各半導體晶片SC的位置來補正圖案資料(S106)。若產生無法檢測位置偏移量的半導體晶片,參照鄰接的圖案而求出位置偏移量。 In terms of the positional shift amount, the displacement and the amount of rotation in the X and Y axis directions are detected here and stored in the memory 32. When the positional shift amount is detected, the pattern data is corrected in accordance with the position of each semiconductor wafer SC (S106). When a semiconductor wafer in which the position shift amount cannot be detected is generated, the position shift amount is obtained by referring to the adjacent pattern.
此外,以產生無法檢測位置偏移量的半導體晶片之情形的其他處理方法而言,亦可由曝光裝置的操作員藉由人工操作決定位置偏移量。操作員一邊觀看被顯示在外部的監測畫面的畫像資料,一邊使用控制器30所提供的輪廓檢測輔助功能,對計測電路27教導無法檢測位置偏移量的半導體晶片的輪廓。計測電路27係由被輸入的輪廓,計測無法檢測位置偏移量的半導體晶片的位置偏移量。該處理亦可在基板的全部半導體晶片的位置偏移檢測(S105)結束之後,針對無法檢測位置偏移量的半導體晶片,彙總執行。 Further, in other processing methods in which a semiconductor wafer in which the positional shift amount cannot be detected is generated, the positional shift amount can be determined by an operator of the exposure apparatus by manual operation. The operator, while viewing the image data of the monitoring screen displayed on the outside, uses the contour detection assisting function provided by the controller 30 to teach the measuring circuit 27 the outline of the semiconductor wafer in which the positional shift amount cannot be detected. The measurement circuit 27 measures the positional shift amount of the semiconductor wafer in which the positional shift amount cannot be detected from the input contour. This processing can also be performed collectively for the semiconductor wafer in which the positional shift amount cannot be detected after the position shift detection (S105) of all the semiconductor wafers of the substrate is completed.
第7圖係顯示再配線形成時的資料補正的圖。由於半導體晶片SC位於隨機旋轉的位置,因此連接焊墊的位置亦由設計上的位置偏移。因此,對晶片的間隙,如第7圖所示進行分割而算出樹脂部分的位置偏移量,配合其來補正圖案位置,藉此連接配線與連接焊墊CP。藉由將攝影機掃描及圖案資料補正並列處理,若支持基板W全體的調正調整結束,即執行描繪處理(S107)。其中,在攝影機掃描中,對不具圖案的區間,若提高掃描速度即可。 Fig. 7 is a view showing the correction of data at the time of rewiring formation. Since the semiconductor wafer SC is located at a randomly rotated position, the position of the connection pads is also shifted by the design position. Therefore, the gap of the wafer is divided as shown in FIG. 7 to calculate the positional shift amount of the resin portion, and the pattern position is corrected to match the wiring and the connection pad CP. By correcting the camera scan and the pattern data in parallel, if the adjustment adjustment of the entire support substrate W is completed, the drawing processing is executed (S107). Among them, in the camera scan, the scanning speed can be increased for the non-patterned section.
如上所示藉由本實施形態,將複數半導體晶片SC 收在視野內同時攝影,由該畫像抽出半導體晶片SC各個的輪廓,將抽出成為標記的連接焊墊CP的比較對象區域TA的畫像與模板畫像進行比較,且檢測各晶片的位置偏移量。一度對複數晶片進行攝像來進行各晶片的模板匹配,因此對裝載有龐大數量的晶片的基板,亦可迅速地執行調正處理。 As described above, with this embodiment, a plurality of semiconductor wafers SC are used. The image is taken in the field of view, and the outline of each of the semiconductor wafers SC is extracted from the image, and the image of the comparison target area TA from which the connection pad CP is extracted is compared with the template image, and the positional shift amount of each wafer is detected. Once the plurality of wafers are imaged to perform template matching for each wafer, the alignment process can be quickly performed on the substrate on which a large number of wafers are loaded.
其中,在本實施形態中,係說明在1個封裝體裝載1個半導體晶片的單晶片類型的調正方法,但是對在1個封裝體裝載複數半導體晶片的多晶片,亦可同樣地進行調正。 In the present embodiment, a single wafer type alignment method in which one semiconductor wafer is mounted in one package is described. However, the multi wafer in which a plurality of semiconductor wafers are mounted in one package can be similarly adjusted. positive.
第8圖係顯示多晶片的圖。若為多晶片,檢測形成1個封裝體圖案的全部半導體晶片的位置偏移量之後,算出該封裝體全體的調正補正量。因此,若一度無法進行構成多晶片的半導體晶片的攝像時,結束全部晶片的攝像之後,再算出位置偏移量。此外,在調正補正時,關於晶片間的樹脂模具區域RM,算出資料補正量。 Figure 8 is a diagram showing a multi-wafer. In the case of a multi-wafer, the position shift amount of all the semiconductor wafers forming one package pattern is detected, and then the correction correction amount of the entire package is calculated. Therefore, when the imaging of the semiconductor wafer constituting the multi-wafer cannot be performed once, the image shift amount is calculated after the imaging of all the wafers is completed. Further, at the time of the correction correction, the data correction amount is calculated with respect to the resin mold region RM between the wafers.
在本實施形態中,係顯示對在FO-WLP中被使用的基板的調正處理,但是亦在使圖案積層的情形下亦為有效。此外,以在模板匹配時為所需的特徵標記而言,亦可為連接焊墊以外的要素、零件、配線等。 In the present embodiment, the alignment processing for the substrate used in the FO-WLP is shown, but it is also effective in the case where the pattern is laminated. Further, the feature marks required for the template matching may be elements, parts, wirings, and the like other than the connection pads.
Claims (11)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015192786A JP2017067992A (en) | 2015-09-30 | 2015-09-30 | Exposure device, exposure device alignment method, and program |
JP2015-192786 | 2015-09-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201721305A true TW201721305A (en) | 2017-06-16 |
TWI691812B TWI691812B (en) | 2020-04-21 |
Family
ID=58492414
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW105123176A TWI691812B (en) | 2015-09-30 | 2016-07-22 | Exposure device, correction method of exposure device, and computer-readable storage medium |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP2017067992A (en) |
KR (1) | KR102504473B1 (en) |
CN (1) | CN107015439B (en) |
TW (1) | TWI691812B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI795211B (en) * | 2022-02-15 | 2023-03-01 | 友達光電股份有限公司 | Control circuit device |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10678150B1 (en) * | 2018-11-15 | 2020-06-09 | Applied Materials, Inc. | Dynamic generation of layout adaptive packaging |
JP7229637B2 (en) * | 2019-02-28 | 2023-02-28 | 株式会社オーク製作所 | Exposure device and exposure method |
KR102026163B1 (en) * | 2019-07-02 | 2019-09-27 | 김복문 | Method of calibartion for the pattern of ic package |
JP7365262B2 (en) * | 2020-02-21 | 2023-10-19 | 株式会社Screenホールディングス | Wiring pattern generation device, drawing system, wiring pattern generation method, and wiring pattern generation program |
CN113692215A (en) * | 2021-07-30 | 2021-11-23 | 广州佳帆计算机有限公司 | System, method and device for adjusting position of patch element |
CN114137799B (en) * | 2021-10-25 | 2024-01-16 | 合肥众群光电科技有限公司 | Method for calibrating inner layer target of laser direct imaging equipment |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0420574A3 (en) * | 1989-09-26 | 1992-04-22 | Canon Kabushiki Kaisha | Alignment system |
JP2785141B2 (en) * | 1989-09-26 | 1998-08-13 | キヤノン株式会社 | Alignment device |
JP3001282B2 (en) * | 1991-04-17 | 2000-01-24 | オリンパス光学工業株式会社 | Pattern position detection method |
CN1820346B (en) * | 2003-05-09 | 2011-01-19 | 株式会社荏原制作所 | Testing apparatus using charged particles and device manufacturing method using the testing apparatus |
JP2005167002A (en) * | 2003-12-03 | 2005-06-23 | Nikon Corp | Method and device for detecting mark, exposure method and exposure device |
JP5441633B2 (en) * | 2009-11-16 | 2014-03-12 | 富士フイルム株式会社 | Mark recognition device |
JP5795777B2 (en) | 2010-02-26 | 2015-10-14 | マイクロニック エービー | Method and apparatus for performing pattern alignment |
JP5637771B2 (en) * | 2010-08-17 | 2014-12-10 | 株式会社Screenホールディングス | Direct drawing method and direct drawing apparatus |
JP2013058520A (en) * | 2011-09-07 | 2013-03-28 | Dainippon Screen Mfg Co Ltd | Lithography apparatus, data correction apparatus, method for forming re-wiring layer, and method for correcting data |
-
2015
- 2015-09-30 JP JP2015192786A patent/JP2017067992A/en active Pending
-
2016
- 2016-07-22 TW TW105123176A patent/TWI691812B/en active
- 2016-08-08 KR KR1020160100579A patent/KR102504473B1/en active IP Right Grant
- 2016-09-29 CN CN201610865654.XA patent/CN107015439B/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI795211B (en) * | 2022-02-15 | 2023-03-01 | 友達光電股份有限公司 | Control circuit device |
Also Published As
Publication number | Publication date |
---|---|
CN107015439B (en) | 2020-07-24 |
KR102504473B1 (en) | 2023-02-27 |
CN107015439A (en) | 2017-08-04 |
JP2017067992A (en) | 2017-04-06 |
TWI691812B (en) | 2020-04-21 |
KR20170038648A (en) | 2017-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI691812B (en) | Exposure device, correction method of exposure device, and computer-readable storage medium | |
JP2008249958A (en) | Reference position measuring instrument and method, and drawing device | |
JP5791908B2 (en) | ADJUSTMENT DEVICE, LASER PROCESSING DEVICE, AND ADJUSTMENT METHOD | |
JP2007073970A (en) | Alignment mark for deviation lithography and its detecting method | |
WO2006003863A1 (en) | Exposure equipment | |
JPH05264221A (en) | Device for detecting mark position for semiconductor exposure device and positioning deice for semiconductor exposure device using the same | |
JP2011025316A (en) | Defect correction device | |
US10694651B2 (en) | Chip-placing method performing an image alignment for chip placement and chip-placing apparatus thereof | |
JP5346759B2 (en) | Substrate positioning method | |
JP2009223262A (en) | Exposure system and exposure method | |
JP2008251797A (en) | Reference position detection apparatus and method, and drawing apparatus | |
JP2008294545A (en) | Projection type video display device and projection type video display system | |
TWI635786B (en) | Substrate position detecting device | |
JP6134166B2 (en) | Position detection apparatus and position detection method | |
JP2006267191A (en) | Exposure device | |
JP2006084783A (en) | Mask alignment method and mask alignment device for double-face exposure apparatus | |
KR101665764B1 (en) | Drawing apparatus, substrate processing system and drawing method | |
JP5782348B2 (en) | Position detection apparatus, drawing apparatus, and position detection method | |
CN108573907A (en) | Workpiece bonding device, workpiece alignment method and Workpiece carrier device | |
TW201712732A (en) | Correction information generating apparatus, imaging apparatus, correction information generating method and imaging method | |
JP2021021816A (en) | Exposure method | |
JP2005181932A (en) | Substrate exposing method, substrate exposing device, and method for manufacturing display panel and display device | |
JP2005197338A (en) | Aligning method and treatment equipment | |
JPH05196420A (en) | Method and device for alignment of semiconductor exposure device | |
TWI700769B (en) | Alignment system and method for operating the same |