TW201633572A - Lead frame and method of manufacturing the same - Google Patents

Lead frame and method of manufacturing the same Download PDF

Info

Publication number
TW201633572A
TW201633572A TW104139819A TW104139819A TW201633572A TW 201633572 A TW201633572 A TW 201633572A TW 104139819 A TW104139819 A TW 104139819A TW 104139819 A TW104139819 A TW 104139819A TW 201633572 A TW201633572 A TW 201633572A
Authority
TW
Taiwan
Prior art keywords
lead
wafer pad
protrusion
lead frame
pad portion
Prior art date
Application number
TW104139819A
Other languages
Chinese (zh)
Other versions
TWI671925B (en
Inventor
Ryuuji Ookawauchi
Original Assignee
Sh Materials Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sh Materials Co Ltd filed Critical Sh Materials Co Ltd
Publication of TW201633572A publication Critical patent/TW201633572A/en
Application granted granted Critical
Publication of TWI671925B publication Critical patent/TWI671925B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Led Device Packages (AREA)

Abstract

The present invention provides a lead frame and method of manufacturing the same. The lead frame is for mounting a semiconductor element to enhance the adhesion of external resin to a die pad part and/or a lead part, and be able to dissipate the heat generated from a semiconductor element or an LED element more quickly. The lead frame of the present invention includes: a die pad part (1) for mounting a semiconductor element or an LED element, and a lead part (2) arranged on the periphery of the die pad part (1) via a space. There is a thin wall part at the edge of the die pad part (1) or lead part (2), also, at least one downward protrusion (1a, 2a) on the lower surface of the thin wall part.

Description

引線架及其製造方法 Lead frame and method of manufacturing same

本發明涉及半導體裝置用引線架、特別是涉及適合搭載光半導體元件的引線架及其製造方法。 The present invention relates to a lead frame for a semiconductor device, and more particularly to a lead frame suitable for mounting an optical semiconductor element and a method of manufacturing the same.

搭載有LED元件的光半導體裝置逐漸用於一般照明,電視、手機、OA設備等的顯示器等各種設備中。由於這些光半導體裝置薄型化、批量化生產等,開發了使用引線架來搭載LED元件並進行樹脂密封的封裝。 An optical semiconductor device equipped with an LED element is gradually used for various devices such as general illumination, displays such as televisions, mobile phones, and OA equipment. In order to reduce the thickness and mass production of these optical semiconductor devices, a package in which an LED element is mounted using a lead frame and resin-sealed is developed.

使用引線架的光半導體裝置一般具有如圖6(A)、(B)和(C)中所示的結構。即,由具有搭載LED元件的晶片墊部1和在晶片墊部1周邊保持間隔而配置的引線部2的引線架構成,在晶片墊部1上搭載有LED元件,將LED元件與引線部2透過引線鍵合(wire bonding)等接合。並且,在LED元件的周邊,配置了反射光的樹脂製作的外部樹脂部(反射板),由用透明樹脂填充包含LED元件和引線鍵合的周邊的密封樹脂部構成。作為這樣的光半導體裝置,記載於專利文獻1、專利文獻2。 An optical semiconductor device using a lead frame generally has a structure as shown in Figs. 6(A), (B), and (C). In other words, the wafer pad portion 1 on which the LED element is mounted and the lead frame 2 in which the lead portion 2 is disposed at intervals around the wafer pad portion 1 are formed, and the LED element is mounted on the wafer pad portion 1 and the LED element and the lead portion 2 are mounted. Bonding by wire bonding or the like. In addition, an external resin portion (reflector) made of a resin that reflects light is disposed around the LED element, and is filled with a sealing resin portion that surrounds the LED element and the periphery of the wire bonding with a transparent resin. Such an optical semiconductor device is described in Patent Document 1 and Patent Document 2.

【現有技術文獻】 [Prior Art Literature] 【專利文獻】 [Patent Literature]

【專利文獻1】日本特開2004-274027號公報 [Patent Document 1] Japanese Patent Laid-Open Publication No. 2004-274027

【專利文獻2】日本特開2011-151069號公報 [Patent Document 2] Japanese Patent Laid-Open Publication No. 2011-151069

近年來,光半導體裝置越來越多地搭載於手機所代表的行動設備,對這些行動設備,被強烈地要求提高小型化、輕量化以及耐衝擊性。因此,當然對光半導體裝置本身,也被要求提高小型化、薄型化以及耐衝擊性。 In recent years, optical semiconductor devices have been increasingly installed in mobile devices represented by mobile phones, and these mobile devices have been strongly demanded to be reduced in size, weight, and impact resistance. Therefore, of course, it is required to increase the size, thickness, and impact resistance of the optical semiconductor device itself.

在使用引線架的光半導體裝置的結構中,如圖6(A)所示,晶片墊部1和引線部2之間的空間由樹脂填埋,但由於該間隙非常窄且長,樹脂本身的強度弱,並且與引線架的接觸面積小,因此當從外部、特別是從上下方向施加外力時,產生該樹脂部從晶片墊部1和引線部2脫落這樣的問題,妨礙耐衝擊性的提高。 In the structure of the optical semiconductor device using the lead frame, as shown in FIG. 6(A), the space between the wafer pad portion 1 and the lead portion 2 is filled with resin, but since the gap is very narrow and long, the resin itself Since the strength is weak and the contact area with the lead frame is small, when an external force is applied from the outside, particularly from the vertical direction, the resin portion is peeled off from the wafer pad portion 1 and the lead portion 2, and the impact resistance is hindered. .

專利文獻1中揭露了下述發明:如圖6(B)所示,為了防止晶片墊部1與引線部2的間隙的樹脂脫落,對晶片墊部1和引線部2的下面側的引線架的一部分進行半蝕刻,從而使該部厚度成為板厚的一半程度,擴大要填充樹脂的空間,由此提高晶片墊部1和引線部2的密合性。 Patent Document 1 discloses the following invention: as shown in FIG. 6(B), in order to prevent resin from falling off in the gap between the wafer pad portion 1 and the lead portion 2, the lead pad portion on the lower surface side of the wafer pad portion 1 and the lead portion 2 is shown. A part of the half etching is performed so that the thickness of the portion becomes half the thickness of the plate, and the space to be filled with the resin is enlarged, whereby the adhesion between the wafer pad portion 1 and the lead portion 2 is improved.

此外,專利文獻2中公開了下述發明:如圖6(C)所示,對晶片墊部1與引線部2的相對面,在晶片墊部1和引線部2的截面中間部附近,設置透過從上下方進行蝕刻加工而形成的突起,透過該突起來防止在晶片墊部1和引線部2的間隙中填充的樹脂脫落。 Further, Patent Document 2 discloses an invention in which the opposite surface of the wafer pad portion 1 and the lead portion 2 is provided in the vicinity of the intermediate portion of the cross section of the wafer pad portion 1 and the lead portion 2 as shown in Fig. 6(C). The protrusion formed by the etching process from the upper and lower sides transmits the protrusion to prevent the resin filled in the gap between the wafer pad portion 1 and the lead portion 2 from falling off.

如果與圖6(A)所示那樣的以往結構相比,則這些發明正如專利文獻1和/或2所記載那樣,確實能夠對晶片墊部1、引線部2的下面進行半蝕刻,增加用於填充樹脂的空間部分,並且增大樹脂與引線架的接觸 面積,提高該部分的強度,且提高與所接觸的樹脂的密合性,但在專利文獻1中所記載的情況下,晶片墊部1、引線部2的被半蝕刻的面是平面,與所接觸的樹脂的密合性低。進而,對來自上下方向的衝擊弱,期望密合性進一步提高,更加期望光半導體裝置的耐衝擊性提高。專利文獻2的發明中,在晶片墊部1和引線部2的截面方向的中間部附近設置突起,導致晶片墊部1和引線部2的間隔實質上變窄,需要增大晶片墊部1和引線部2的間隔設計值,而這與光半導體裝置的薄型化、小型化是背道而行的。 As compared with the conventional structure as shown in FIG. 6(A), these inventions are capable of semi-etching the lower surface of the wafer pad portion 1 and the lead portion 2 as described in Patent Documents 1 and 2, and increasing the number of the wafers. Filling the space portion of the resin and increasing the contact between the resin and the lead frame The area is increased in strength and the adhesion to the resin to be contacted is increased. However, in the case described in Patent Document 1, the half-etched surface of the wafer pad portion 1 and the lead portion 2 is a flat surface, and The adhesion of the resin to be contacted is low. Further, the impact from the vertical direction is weak, and it is desired to further improve the adhesion, and it is more desirable to improve the impact resistance of the optical semiconductor device. In the invention of Patent Document 2, protrusions are provided in the vicinity of the intermediate portion in the cross-sectional direction of the wafer pad portion 1 and the lead portion 2, and the interval between the wafer pad portion 1 and the lead portion 2 is substantially narrowed, and it is necessary to increase the wafer pad portion 1 and The interval design value of the lead portion 2 is contrary to the thinning and miniaturization of the optical semiconductor device.

此外,對光半導體裝置,要求薄型、小型化的同時還要求高性能化。例如,LED元件的高亮度化。因此,LED元件大型化,隨之,發熱對策也是重要的課題,作為LED用引線架,還要求散熱性的提高。 Further, in order to reduce the size and size of the optical semiconductor device, high performance is required. For example, the LED element is increased in brightness. Therefore, the size of the LED element is increased, and accordingly, countermeasures against heat generation are also an important issue, and as a lead frame for LEDs, heat dissipation is required to be improved.

本發明是鑒於如上上述的情況而進行的,其目的在於提供一種引線架,是用於半導體裝置、特別是用於光半導體裝置和光半導體裝置用的帶有樹脂的引線架的引線架,其能夠提高外部樹脂與晶片墊部1和/或引線部2的密合性,並且能夠使來自半導體元件、LED元件的發熱更快地放散。 The present invention has been made in view of the above circumstances, and an object thereof is to provide a lead frame which is a lead frame for a semiconductor device, particularly a lead frame with a resin for use in an optical semiconductor device and an optical semiconductor device, which is capable of The adhesion between the external resin and the wafer pad portion 1 and/or the lead portion 2 is improved, and heat generation from the semiconductor element or the LED element can be released more quickly.

為了達到上述目的,基於本發明的引線架的特徵在於,具備:用於搭載半導體元件或LED元件的晶片墊部、以及在該晶片墊部周邊隔著空間配置的引線部,在上述晶片墊部和/或引線部的邊緣部具有薄壁部,在該薄壁部的下面具有朝向下方的至少一個突起。 In order to achieve the above object, a lead frame according to the present invention includes: a wafer pad portion on which a semiconductor element or an LED element is mounted, and a lead portion disposed around a space around the wafer pad portion, and the wafer pad portion And/or the edge portion of the lead portion has a thin portion, and at least one protrusion facing downward is provided on the lower surface of the thin portion.

此外,根據本發明,其特徵在於,上述突起的高度為0.005mm以上。 Further, according to the invention, the height of the protrusion is 0.005 mm or more.

此外,根據本發明,其特徵在於,上述突起的形狀為平面圓 狀或平面橢圓狀。 Further, according to the present invention, the shape of the protrusion is a plane circle Shape or plane elliptical.

此外,根據本發明,其特徵在於,上述突起的縱截面形狀為富士山型形狀或頂部呈類圓形的山型形狀或大致圓錐形狀。 Further, according to the present invention, the longitudinal cross-sectional shape of the protrusion is a mountain shape or a substantially conical shape in which the shape of the Mount Fuji or the top is circular.

此外,根據本發明的引線架的製造方法,其特徵在於,具備:準備應成為引線架的基材的金屬板的步驟;在上述金屬板的表面側的應形成晶片墊部和引線部的部分、上述金屬板的背面側的與晶片墊部對應的部分的一部分和形成突起部的部分、以及與引線部對應的部分的一部分和形成上述突起部的部分分別形成蝕刻用抗蝕劑層的步驟;以及將上述蝕刻用抗蝕劑層作為耐腐蝕膜,對金屬板的表背面施加蝕刻的步驟,在上述蝕刻步驟中,在晶片墊部和引線部分別形成隔著空間相對的相對面,並且在晶片墊部和/或引線部的經蝕刻的下面形成至少一個突起。 Further, the method of manufacturing a lead frame according to the present invention includes the steps of: preparing a metal plate to be a base material of the lead frame; and forming a portion of the wafer pad portion and the lead portion on the surface side of the metal plate a part of a portion of the back surface of the metal plate corresponding to the wafer pad portion, a portion where the protrusion portion is formed, a portion of the portion corresponding to the lead portion, and a portion where the protrusion portion is formed to form an etching resist layer. And a step of etching the front and back surfaces of the metal plate by using the resist layer for etching as a corrosion-resistant film, and forming a facing surface facing each other in the wafer pad portion and the lead portion in the etching step, and At least one protrusion is formed under the etched underside of the wafer pad portion and/or the lead portion.

根據本發明,具備搭載半導體元件或LED元件的晶片墊部、以及在晶片墊部周邊隔著空間配置的引線部,對晶片墊部和/或引線部的一部分從與元件搭載面相反側的面進行蝕刻加工,在比其他部分厚度薄的薄壁部的下面,具有一個以上的突起,從而與以往的沒有突起的平面相比,樹脂與引線架的接觸面積大幅增加,因而密合性提高,並且,突起向下方突出,因此對外部樹脂從上下方向施加力量時,密合力更加提高,能夠防止樹脂的脫落。特別是,半導體裝置、光半導體裝置中,有如下優勢:對於來自上下方向的衝擊,配置於薄壁部下面的突起用來防禦薄壁部樹脂在晶片墊部和引線部相對的空間方向上作用的力量,因此耐衝擊性提高。 According to the present invention, the wafer pad portion on which the semiconductor element or the LED element is mounted and the lead portion disposed around the wafer pad portion with a space therebetween are provided, and a part of the wafer pad portion and/or the lead portion is opposite to the element mounting surface. The etching process is performed, and has one or more protrusions on the lower surface of the thin portion which is thinner than the other portions, so that the contact area between the resin and the lead frame is greatly increased as compared with the conventional plane having no protrusion, and the adhesion is improved. Further, since the projections protrude downward, when the external resin is applied from the vertical direction, the adhesion is further increased, and the resin can be prevented from falling off. In particular, in the semiconductor device or the optical semiconductor device, there is an advantage that, in the case of an impact from the up and down direction, the protrusion disposed under the thin portion serves to prevent the thin-walled resin from acting in the spatial direction of the wafer pad portion and the lead portion. The strength, therefore the impact resistance is improved.

此外,還有如下優勢:由於樹脂與引線架的接觸面積大幅增加,因此由半導體元件、LED元件產生的熱的放散也變快,散熱性也提高。 Further, there is an advantage in that since the contact area between the resin and the lead frame is greatly increased, the heat generated by the semiconductor element and the LED element is also released, and the heat dissipation property is also improved.

1‧‧‧晶片墊部 1‧‧‧ wafer pad

1a‧‧‧晶片墊部突起 1a‧‧‧ wafer pad protrusion

1b‧‧‧LED元件搭載面 1b‧‧‧LED component mounting surface

1c‧‧‧LED元件搭載面相反側的面 1c‧‧‧ face on the opposite side of the LED component mounting surface

2‧‧‧引線部 2‧‧‧ lead parts

2a‧‧‧引線部突起 2a‧‧‧Lead portion protrusion

P‧‧‧金屬板 P‧‧‧metal plate

R‧‧‧蝕刻用抗蝕劑層 R‧‧‧Resist layer for etching

R'‧‧‧突起形成用抗蝕劑層 R'‧‧‧ Relief layer for protrusion formation

圖1為表示本發明所涉及的薄壁部下面帶有突起的引線架的一個例子的截面圖。 Fig. 1 is a cross-sectional view showing an example of a lead frame having projections on a lower surface of a thin portion according to the present invention.

圖2為使用本發明所涉及的引線架的光半導體裝置的截面圖。 2 is a cross-sectional view showing an optical semiconductor device using a lead frame according to the present invention.

圖3為表示本發明所涉及的引線架的製造方法的一個例子的流程圖。 3 is a flow chart showing an example of a method of manufacturing a lead frame according to the present invention.

圖4為表示透過本發明方法形成的突起的各種形狀和配置的俯視圖以及對應其的截面圖。 4 is a plan view showing various shapes and arrangements of protrusions formed by the method of the present invention, and a cross-sectional view corresponding thereto.

圖5為表示透過本發明方法形成的突起的排列狀態的兩個例子的照片。 Fig. 5 is a photograph showing two examples of the arrangement state of the projections formed by the method of the present invention.

圖6為表示光半導體裝置的相互不同的以往的結構例的截面圖。 FIG. 6 is a cross-sectional view showing a conventional configuration example in which optical semiconductor devices are different from each other.

以下,基於圖示的實施例,說明本發明的實施方式。 Hereinafter, embodiments of the present invention will be described based on the illustrated embodiments.

另外,本發明應用於半導體裝置和光半導體裝置,但以下基於光半導體裝置的事例進行說明。 Further, the present invention is applied to a semiconductor device and an optical semiconductor device, but will be described below based on an example of the optical semiconductor device.

首先,在說明實施例之前,對光半導體裝置的構成和其作用效果進行說明。圖2表示使用本發明所涉及的引線架的光半導體裝置的一個例子,其中所使用的引線架由搭載LED元件的晶片墊部1、和在晶片墊部1周邊隔著空間配置的引線部2構成。在晶片墊部1的上面搭載有LED元件,LED元件的電極部與引線部2透過引線鍵合等電連接。以包圍該LED元件和電連接部的形式,在晶片墊部1和引線部2的引線架上形成有外部樹脂部。此外,晶片墊部1與引線部2相對的空間部分和各自的下方也同時由外部樹脂填充。在外部樹脂部所包圍的LED元件和電連接部周邊,具有由透明 樹脂填充的密封樹脂部。 First, the configuration of the optical semiconductor device and its effects will be described before explaining the embodiment. 2 shows an example of an optical semiconductor device using the lead frame according to the present invention, wherein the lead frame used is a wafer pad portion 1 on which an LED element is mounted, and a lead portion 2 disposed around a space around the wafer pad portion 1 Composition. An LED element is mounted on the upper surface of the wafer pad portion 1, and the electrode portion of the LED element is electrically connected to the lead portion 2 by wire bonding or the like. An outer resin portion is formed on the lead frame of the wafer pad portion 1 and the lead portion 2 in such a manner as to surround the LED element and the electrical connection portion. Further, the space portion of the wafer pad portion 1 opposed to the lead portion 2 and the respective lower portions are also filled with the external resin at the same time. The periphery of the LED element and the electrical connection portion surrounded by the outer resin portion is transparent A resin-filled sealing resin portion.

關於光半導體裝置用引線架,對金屬板進行蝕刻加工,形成晶片墊部1和引線部2,一般使用銅系合金作為金屬板的材質。關於板厚,大多使用0.1mm~0.3mm。關於引線部2,與晶片墊部1對應地配置一個或多個。 In the lead frame for an optical semiconductor device, the metal plate is etched to form the wafer pad portion 1 and the lead portion 2, and a copper-based alloy is generally used as the material of the metal plate. Regarding the plate thickness, 0.1 mm to 0.3 mm is mostly used. One or more of the lead portions 2 are disposed corresponding to the wafer pad portion 1.

在晶片墊部1和/或引線部2的邊緣的一部分或整周,從LED元件搭載面相反側的面進行蝕刻加工,從晶片墊部1和/或引線部2的邊緣朝內側方向形成厚度比板厚薄的薄壁部。 A part of the edge of the wafer pad portion 1 and/or the lead portion 2 or an entire circumference is etched from a surface on the opposite side of the LED element mounting surface, and a thickness is formed from the edge of the wafer pad portion 1 and/or the lead portion 2 toward the inside. Thin wall portion thinner than the plate.

在光半導體裝置中,由於晶片墊部1與引線部2相對的空間部分僅由樹脂連結,因此其是對衝擊最弱的部分。因此,在該相對面部分設置薄壁部是重要的。 In the optical semiconductor device, since the space portion of the wafer pad portion 1 opposed to the lead portion 2 is connected only by the resin, it is the portion having the weakest impact. Therefore, it is important to provide a thin portion at the opposite surface portion.

此外,為了提高散熱性,優選在晶片墊部1和引線部2的整周設置薄壁部。另外,在為了保持晶片墊部1、引線部2而具有與其他晶片墊部、引線部或架等的連結部的情況下,排除該連結部的薄壁化。 Further, in order to improve heat dissipation, it is preferable to provide a thin portion on the entire circumference of the wafer pad portion 1 and the lead portion 2. In addition, when the wafer pad portion 1 and the lead portion 2 are provided to have a connection portion with another wafer pad portion, a lead portion, a frame, or the like, the thinning of the connection portion is eliminated.

薄壁部的厚度為板厚的1/4~板厚-0.03mm程度。如果是1/4以下,則晶片墊部1的強度變弱,有可能引起變形等,如果是板厚-0.03mm以上,在薄壁部下填充的外部樹脂部的厚度變薄,外部樹脂的強度變弱,樹脂本身剝離的可能性大。薄壁部的厚度優選為板厚的1/2左右的厚度。 The thickness of the thin portion is about 1/4 to a plate thickness of -0.03 mm. When the thickness is 1/4 or less, the strength of the wafer pad portion 1 is weak, and deformation or the like may occur. If the thickness is -0.03 mm or more, the thickness of the outer resin portion filled under the thin portion is reduced, and the strength of the outer resin is increased. It becomes weak, and the possibility of peeling off the resin itself is large. The thickness of the thin portion is preferably about 1/2 of the thickness of the plate.

薄壁部的從晶片墊部1的邊緣和引線部2的邊緣朝內側方向的長度需要0.15mm以上。如果是0.15mm以下,則難以形成突起。沒有特定的上限,只要對晶片鍵合、引線鍵合不產生不良且能夠確保外部連接用區域,就可以自由地設定,優選為板厚程度。 The length of the thin portion from the edge of the wafer pad portion 1 and the edge of the lead portion 2 toward the inside direction needs to be 0.15 mm or more. If it is 0.15 mm or less, it is difficult to form a protrusion. There is no specific upper limit, and it is possible to freely set the wafer bonding and wire bonding without causing defects and securing the external connection region, and it is preferably a plate thickness.

在薄壁部的下面,形成有向下凸出的突起1a、2a。該突起的高度為0.005mm以上。如果突起的高度小於0.005mm,則與外部樹脂的密合性小。上限沒有特別設定,但如果過高則有可能從外部樹脂露出。至少將該突起設定為與外部樹脂相比埋設0.02mm以上。優選設定為埋設0.03mm以上。 Below the thin portion, protrusions 1a, 2a projecting downward are formed. The height of the protrusion is 0.005 mm or more. If the height of the protrusion is less than 0.005 mm, the adhesion to the external resin is small. The upper limit is not particularly set, but if it is too high, it may be exposed from the external resin. At least the protrusion is set to be 0.02 mm or more in comparison with the external resin. Preferably, it is set to embed 0.03 mm or more.

突起的形狀為平面圓形或大致平面橢圓形等,縱截面形狀可以設定為富士山型形狀或頂部呈類圓形的山型形狀或大致圓錐形狀等。此外,與晶片墊部1和/或引線部2的邊緣正交的方向的突起截面相對於通過頂點的垂線呈大致左右對稱的形狀。 The shape of the protrusion is a flat circular shape or a substantially flat elliptical shape, and the longitudinal cross-sectional shape may be set to a shape of a Mount Fuji or a mountain shape having a round shape at the top or a substantially conical shape. Further, the cross section of the protrusion in the direction orthogonal to the edge of the wafer pad portion 1 and/or the lead portion 2 is substantially bilaterally symmetrical with respect to the perpendicular line passing through the vertex.

關於薄壁部下面的突起的配置,以突起不重疊的方式配置。在無法充分確保薄壁部的區域時,例如在薄壁部的寬度為板厚程度時,沿晶片墊部1的邊緣配置成一列。在能夠充分確保薄壁部的區域的情況,期望以交錯狀配置、多列配置。此外,也可以沿邊緣部配置成一個細長的橢圓形狀。 The arrangement of the projections on the lower surface of the thin portion is arranged such that the projections do not overlap. When the region of the thin portion is not sufficiently ensured, for example, when the width of the thin portion is a plate thickness, the edges of the wafer pad portion 1 are arranged in a line. In the case where the region of the thin portion can be sufficiently ensured, it is desirable to arrange in a staggered manner and in a plurality of rows. Further, it may be arranged in an elongated elliptical shape along the edge portion.

在薄壁部區域的寬度為板厚程度時,優選突起的平面形狀為圓形或接近圓形的橢圓性,以從板厚至比板厚小0.05mm的大小、按板厚程度的間隔進行配置。 When the width of the thin-walled portion is the thickness of the plate, it is preferable that the planar shape of the projection is a circular or nearly circular elliptic shape, and is formed at an interval of a thickness of 0.05 mm from the thickness of the plate to a thickness of the plate. Configuration.

此外,薄壁部中的突起也可以如下方式設定:與晶片墊部1和/或引線部2的邊緣平行方向的突起部的頂點部位於靠近晶片墊部1和/或引線部2的邊緣的一側。透過這樣設定,與晶片墊部1和/或引線部2的邊緣在垂直方向的突起的截面,相對於通過頂點部的垂線呈左右略不對稱的形狀。 Further, the protrusions in the thin portion may be set in such a manner that the apex portion of the protrusion in the direction parallel to the edge of the wafer pad portion 1 and/or the lead portion 2 is located near the edge of the wafer pad portion 1 and/or the lead portion 2. One side. By setting in this way, the cross section of the protrusion perpendicular to the edge of the wafer pad portion 1 and/or the lead portion 2 is slightly asymmetrical to the left and right with respect to the perpendicular line passing through the apex portion.

這是因為,晶片墊部1、引線部2的邊緣側的形狀是從上下面方向進行蝕刻,因此蝕刻速度快,與未使突起的頂點部靠近晶片墊部1、引線部2的邊緣側時的左右對稱的山形形狀相比,具有傾斜變劇烈的傾向。另一方面,與突起部的頂點部靠近晶片墊部1和/或引線部2的邊緣側的距離相應地,與厚壁部的距離擴大,透過廣範圍地進行蝕刻,從而能夠將突起的高度加工得更高。特別是在薄壁部的區域窄的部位配置突起時,靠近晶片墊部1、引線部2的邊緣側是有效的。例如,在從薄壁部的邊緣朝內側方向的長度為板厚程度時,效果大。此時,靠近的距離為突起大小的半徑的1/4~1/2程度。如果靠近的距離為突起根部的半徑的1/4以下,則透過靠近而產生的效果小。如果靠近1/2以上,則雖然還依賴於蝕刻速度,但有時對突起的頂上部形狀產生影響,還有可能減少突起的高度。因此,該值優選為1/3程度。 This is because the shape of the edge side of the wafer pad portion 1 and the lead portion 2 is etched from the upper and lower surfaces. Therefore, the etching speed is fast, and when the apex portion of the protrusion is not brought closer to the edge side of the wafer pad portion 1 and the lead portion 2 Compared with the symmetrical mountain shape, the inclination tends to be sharp. On the other hand, the distance from the edge portion of the wafer pad portion 1 and/or the lead portion 2 is increased in accordance with the distance from the edge portion of the wafer pad portion 1 and/or the lead portion 2, and the etching can be performed over a wide range to increase the height of the protrusion. Processed higher. In particular, when the projections are arranged in a narrow portion of the thin portion, it is effective to approach the edge portions of the wafer pad portion 1 and the lead portion 2. For example, when the length from the edge of the thin portion toward the inside is a plate thickness, the effect is large. At this time, the distance to be approached is about 1/4 to 1/2 of the radius of the protrusion size. If the distance to be approached is 1/4 or less of the radius of the root of the projection, the effect of the approaching effect is small. If it is close to 1/2 or more, although it depends on the etching speed, it sometimes affects the shape of the top and bottom of the protrusion, and it is also possible to reduce the height of the protrusion. Therefore, the value is preferably about 1/3.

在此,特別是在突起的縱截面形狀中,由於與晶片墊部1和引線部2相對的面側的傾斜劇烈,因此能夠更加提高從上下方向施加力量時的密合強度。 Here, in particular, in the longitudinal cross-sectional shape of the projection, since the inclination on the surface side facing the wafer pad portion 1 and the lead portion 2 is severe, the adhesion strength when the force is applied from the vertical direction can be further improved.

在形成引線架作為光半導體裝置用引線架時,在晶片墊部1和引線部2的光半導體元件搭載面側,在最外層施加貴金屬鍍敷,以供於光半導體元件搭載用、光半導體元件與引線部2的引線鍵合用、以及用於高效地反射來自發光元件的光。關於最外層的鍍敷,從分光反射率的觀點出發,合適的是Ag或Ag合金鍍敷。 When the lead frame is formed as a lead frame for an optical semiconductor device, precious metal plating is applied to the outermost layer of the wafer pad portion 1 and the lead portion 2 on the optical semiconductor element mounting surface side for mounting the optical semiconductor element and the optical semiconductor element. It is used for bonding with the wire of the lead portion 2 and for efficiently reflecting light from the light-emitting element. Regarding the plating of the outermost layer, Ag or Ag alloy plating is suitable from the viewpoint of spectral reflectance.

與最外層相比更靠近基材的內裝側的鍍敷只要是一般用於引線架的鍍敷即可。 The plating on the inner side closer to the substrate than the outermost layer may be generally used for plating the lead frame.

晶片墊部1和引線部2的背面側成為與基板的安裝端子面,施加用於提高安裝時的焊料潤濕性的鍍敷。作為鍍敷的種類,與光半導體元件搭載面側的鍍敷同樣地,最外層為Ag或Ag合金鍍敷,與最外層相比更靠近基材的內層側的鍍敷只要是一般用於引線架的鍍敷即可。考慮到成本方面等,也可以僅將焊料安裝面側設為Ni/Pd/Au鍍敷等。 The back side of the wafer pad portion 1 and the lead portion 2 serves as a mounting terminal surface of the substrate, and plating for improving solder wettability at the time of mounting is applied. In the same manner as the plating on the side of the optical semiconductor element mounting surface, the outermost layer is plated with Ag or Ag alloy, and the plating on the inner layer side closer to the substrate than the outermost layer is generally used. The lead frame can be plated. In consideration of cost, etc., it is also possible to set only the solder mounting surface side to Ni/Pd/Au plating or the like.

帶有樹脂的引線架透過在上述引線架上形成外部樹脂部而成,在除了晶片墊部1的搭載LED元件的部位周邊及透過引線鍵合等將LED元件的電極部與引線部2連接的連接部的周邊以外的晶片墊部1和引線部2上,形成外部樹脂部。此外,也同時向與晶片墊部1和引線部2相對的面的間隙部填充外部樹脂。 The lead frame with a resin is formed by forming an external resin portion on the lead frame, and connecting the electrode portion of the LED element to the lead portion 2 in addition to the portion of the wafer pad portion 1 on which the LED element is mounted and through wire bonding or the like. An outer resin portion is formed on the wafer pad portion 1 and the lead portion 2 other than the periphery of the connection portion. Further, at the same time, the gap portion of the surface facing the wafer pad portion 1 and the lead portion 2 is filled with the external resin.

外部樹脂部還具有反射來自LED元件的光的作用,因此包圍LED元件和經引線鍵合的連接部的周邊的面呈錐狀,使光向上方反射。 Since the outer resin portion also functions to reflect light from the LED element, the surface surrounding the LED element and the wire-bonded connection portion is tapered, and the light is reflected upward.

晶片墊部1與引線部2的相對面之間的間隙非常窄,一般是0.1mm~0.3mm程度,因此向其中填充的外部樹脂的體積小,樹脂本身的強度不足。此外,外部樹脂與引線架的接著面積小,其密合性也弱。因此,如上述,對於晶片墊部1與引線部2的相對面,從LED元件搭載面相反側的面進行蝕刻加工,形成厚度比板厚薄的薄壁部。由此,在薄壁部下面產生填充外部樹脂的空間,對該空間和晶片墊部1與引線部2的相對的間隙一體地填充樹脂,從而引線架與樹脂的密合面積大幅增加,密合性提高。 The gap between the wafer pad portion 1 and the opposing surface of the lead portion 2 is extremely narrow, and is generally about 0.1 mm to 0.3 mm. Therefore, the volume of the external resin filled therein is small, and the strength of the resin itself is insufficient. Further, the outer resin and the lead frame have a small contact area, and the adhesion is also weak. Therefore, as described above, the surface facing the wafer pad portion 1 and the lead portion 2 is etched from the surface on the opposite side to the LED element mounting surface to form a thin portion having a thickness smaller than the thickness of the plate. Thereby, a space for filling the external resin is generated under the thin portion, and the space and the gap between the wafer pad portion 1 and the lead portion 2 are integrally filled with the resin, so that the adhesion area between the lead frame and the resin is greatly increased, and the adhesion is tight. Sexual improvement.

進而,在薄壁部的下面,如上述設有突起,透過該突起,引線架表面與外部樹脂接觸的面積大幅增加,密合性更加提高。 Further, on the lower surface of the thin portion, a projection is provided as described above, and the surface of the lead frame that is in contact with the external resin is greatly increased by the projection, and the adhesion is further improved.

進而,在薄壁部的下面,如上上述設有突起,透過該突起,引線架表 面與外部樹脂接觸的面積大幅增加,密合性更加提高。 Further, on the lower surface of the thin portion, a protrusion is provided as described above, and the protrusion is passed through the lead frame. The area in which the surface is in contact with the external resin is greatly increased, and the adhesion is further improved.

此外,透過這樣增加與樹脂的接觸面積,使散熱變快,結果散熱性優異。 Further, by increasing the contact area with the resin in this way, heat dissipation is accelerated, and as a result, heat dissipation is excellent.

接著,參照圖3,對本發明所涉及的引線架的製造方法進行說明。 Next, a method of manufacturing the lead frame according to the present invention will be described with reference to Fig. 3 .

首先,準備平板狀的金屬板P。金屬板的材質可以使用銅合金。將所準備的該金屬板P脫脂清洗,去除不需要的渣滓、有機物(參照圖3(A))。 First, a flat metal plate P is prepared. The material of the metal plate can be a copper alloy. The prepared metal plate P is degreased and cleaned to remove unnecessary dross and organic matter (see Fig. 3(A)).

接著,使用蝕刻用抗蝕劑,製作抗蝕劑層R以使晶片墊部1和引線部2形成預定圖案。詳細地說,在金屬板P的表面和背面塗布感光性抗蝕劑。然後,隔著光掩模將預定的圖案曝光。然後,進行顯影,製作抗蝕劑層R(參照圖3(B))。 Next, using the resist for etching, a resist layer R is formed so that the wafer pad portion 1 and the lead portion 2 form a predetermined pattern. In detail, a photosensitive resist is applied to the front and back surfaces of the metal plate P. Then, the predetermined pattern is exposed through the photomask. Then, development is performed to form a resist layer R (see FIG. 3(B)).

接著,用蝕刻液對未由抗蝕劑層R覆蓋的開口部進行蝕刻。由此,形成晶片墊部1和引線部2(參照圖3(C))。 Next, the opening portion not covered by the resist layer R is etched with an etching solution. Thereby, the wafer pad portion 1 and the lead portion 2 are formed (see FIG. 3(C)).

將晶片墊部1、引線部2的薄壁部設定在晶片墊部1和/或引線部2的邊緣的一部分或整周。圖3記載了在晶片墊部1設定薄壁部的事例。在引線部2設定薄壁部的製造方法與晶片墊部1是同樣的。突起的製造方法也是同樣的。 The thin portion of the wafer pad portion 1 and the lead portion 2 is set to a part or the entire circumference of the edge of the wafer pad portion 1 and/or the lead portion 2. FIG. 3 shows an example in which a thin portion is formed in the wafer pad portion 1. The manufacturing method of setting the thin portion in the lead portion 2 is the same as that of the wafer pad portion 1. The manufacturing method of the protrusions is also the same.

晶片墊部1的LED搭載面1b由抗蝕劑R覆蓋,與LED搭載面相反側的面1c中,抗蝕劑層R形成開口部。因此,對與LED搭載面1b相對的相反側的面1c進行蝕刻,由此形成薄壁部。此時,薄壁部的根底部成為圓弧狀,因此需要將抗蝕劑層R的開口部調節成比薄壁部的設定大。 The LED mounting surface 1b of the wafer pad portion 1 is covered with a resist R, and the resist layer R forms an opening in the surface 1c on the side opposite to the LED mounting surface. Therefore, the surface 1c on the opposite side to the LED mounting surface 1b is etched to form a thin portion. At this time, since the root bottom portion of the thin portion has an arc shape, it is necessary to adjust the opening portion of the resist layer R to be larger than the setting of the thin portion.

薄壁部的厚度的調節可以透過調節蝕刻時間、上下的蝕刻液的噴出壓 力、蝕刻液的流速和流量等來進行。 The thickness of the thin portion can be adjusted by adjusting the etching time and the ejection pressure of the upper and lower etching liquids. The force, the flow rate of the etching solution, the flow rate, and the like are performed.

接著,對在薄壁部下面形成突起的方法進行說明。上述薄壁部的製作步驟中,LED元件搭載面1b由抗蝕劑層R覆蓋,與LED元件搭載面1b相反側的面1c沒有抗蝕劑層而形成開口部,但可透過在應設置該開口部的突起的位置設置突起形成用抗蝕劑層R'來製作。如圖3(C)所示,透過設置突起形成用抗蝕劑層R',關於蝕刻,從晶片墊薄壁部下側開口部的蝕刻和從晶片墊部1與引線部2之間的間隙的下側的蝕刻同時開始,如果繼續進行蝕刻,則如圖3(D)所示那樣蝕刻匯合,如果進一步進行蝕刻,則如圖3(E)所示那樣形成預定的突起1a。突起1a的高度透過蝕刻液的蝕刻速度和設置於施加突起的位置的蝕刻速度控制用抗蝕劑層R'的大小等來調節。即,如果用於形成突起1a的抗蝕劑部分大,則高出預定的突起高度,最壞的情況下,會變得與其他厚度相同的厚度。此時,會從外部樹脂部露出。相反地,在用於形成突起1a的抗蝕劑部分小的情況下,蝕刻進行得快,成為比預定高度低的突起,無法得到密合性的效果。因此,為了使突起1a形成預定的高度,調節蝕刻速度和在形成突起1a的位置設置的抗蝕劑的大小是重要的。 Next, a method of forming a protrusion on the lower surface of the thin portion will be described. In the manufacturing process of the thin-walled portion, the LED element mounting surface 1b is covered with the resist layer R, and the surface 1c opposite to the LED element mounting surface 1b has no resist layer to form an opening, but the transparent portion should be provided. The projection of the opening is provided at a position where the protrusion forming resist layer R' is provided. As shown in FIG. 3(C), a resist layer R' for forming a protrusion is provided, and etching is performed from the lower opening of the wafer pad thin portion and the gap between the wafer pad portion 1 and the lead portion 2 with respect to etching. The etching on the lower side starts simultaneously, and if the etching is continued, the etching is performed as shown in FIG. 3(D), and if further etching is performed, the predetermined protrusion 1a is formed as shown in FIG. 3(E). The height of the protrusion 1a is adjusted by the etching rate of the etching liquid and the size of the etching rate control resist layer R' provided at the position where the protrusion is applied. That is, if the resist portion for forming the protrusion 1a is large, the predetermined protrusion height is raised, and in the worst case, it becomes the same thickness as the other thicknesses. At this time, it is exposed from the outer resin portion. On the other hand, when the resist portion for forming the protrusion 1a is small, the etching proceeds quickly, and the protrusion is lower than the predetermined height, and the effect of the adhesion cannot be obtained. Therefore, in order to form the protrusion 1a to a predetermined height, it is important to adjust the etching speed and the size of the resist provided at the position where the protrusion 1a is formed.

接著,對下述情況下的製造方法進行說明,上述情況為:與晶片墊部1和/或引線部2的邊緣在平行方向的突起1a的頂點部,靠近晶片墊部1和/或引線部2的邊緣側,與晶片墊部1和/或引線部2的邊緣垂直方向的突起1a的截面,相對於通過頂點的垂線呈左右略不對稱。為了使突起1a的截面形狀成為左右對稱,需要將突起1a設置於薄壁部區內。相對於此,為了使突起形狀對通過頂點的垂線呈左右略不對稱,將突起1a的頂點部向 晶片墊部1、引線部2的邊緣側移動預定距離來設定即可。另外,理所當然地,透過移動頂點部,突起1a的外形形狀不會形成於超出晶片墊部1、引線部2的邊緣的部分。 Next, a description will be given of a manufacturing method in which the wafer pad portion 1 and/or the lead portion are adjacent to the apex portion of the protrusion 1a in the direction parallel to the edge of the wafer pad portion 1 and/or the lead portion 2 On the edge side of 2, the cross section of the protrusion 1a perpendicular to the edge of the wafer pad portion 1 and/or the lead portion 2 is slightly asymmetrical with respect to the vertical line passing through the vertex. In order to make the cross-sectional shape of the protrusion 1a bilaterally symmetrical, it is necessary to provide the protrusion 1a in the thin-walled portion region. On the other hand, in order to make the protrusion shape slightly asymmetrical to the left and right of the perpendicular line passing through the apex, the apex portion of the protrusion 1a is oriented. The wafer pad portion 1 and the edge side of the lead portion 2 may be set by moving a predetermined distance. Further, as a matter of course, the outer shape of the projection 1a is not formed in a portion beyond the edge of the wafer pad portion 1 and the lead portion 2 by moving the apex portion.

以上,說明了在晶片墊部1側形成突起時的突起的製造方法和突起高度的調節方法以及突起形狀的傾斜的製作方法,但這些方法也可以應用於在引線部2側形成突起2a時,故不再贅述。 In the above, the method of manufacturing the protrusion and the method of adjusting the protrusion height and the method of manufacturing the protrusion of the protrusion shape when the protrusion is formed on the wafer pad portion 1 side have been described. However, these methods can also be applied to the case where the protrusion 2a is formed on the side of the lead portion 2, Therefore, it will not be repeated.

圖4為例示透過以上說明的方法製作的突起1a的各種平面形狀和配置(A)~(F)、以及與晶片墊部1、引線部2的邊緣部平行的截面形狀(A')~(F')的實施例。 4 is a view showing various planar shapes and arrangements (A) to (F) of the protrusions 1a produced by the above-described method, and cross-sectional shapes (A') to (parallel to the edge portions of the wafer pad portion 1 and the lead portion 2). An embodiment of F').

對引線架的晶片墊部1、引線部2施加整面鍍敷或部分鍍敷。 The wafer pad portion 1 and the lead portion 2 of the lead frame are subjected to full-surface plating or partial plating.

關於整面鍍敷,在形成以上說明的引線架形狀後,對引線架直接進行整面鍍敷。 Regarding the entire surface plating, after forming the lead frame shape described above, the lead frame is directly plated as a whole.

關於部分鍍敷,有兩種方法。即,與整面鍍敷同樣地在形成引線架形狀後,用遮蓋物蓋上無需進行部分鍍敷的部分以防止被鍍敷,僅對需要的部分進行鍍敷,然後去除遮蓋物的方法;以及另一個方法為,首先對金屬材料形成部分鍍敷用抗蝕劑,進行鍍敷,然後剝離鍍敷用抗蝕劑,在金屬材料的表面上形成蝕刻用抗蝕劑圖案,然後進行蝕刻處理,從而形成蝕刻圖案的方法。 There are two methods for partial plating. That is, similarly to the entire surface plating, after forming the shape of the lead frame, the cover is covered with a portion that does not need to be partially plated to prevent plating, and only the required portion is plated, and then the cover is removed; And another method of first forming a partial plating resist for a metal material, plating, and then peeling off the plating resist, forming an etching resist pattern on the surface of the metal material, and then performing etching treatment , thereby forming a method of etching the pattern.

關於此時的蝕刻用抗蝕劑圖案,在先進行部分鍍敷的部位形成比鍍敷圖案大30~50μm的蝕刻圖案。 In the etching resist pattern at this time, an etching pattern larger than the plating pattern by 30 to 50 μm is formed in the portion where the partial plating is performed first.

此外,形成有晶片墊部1、引線部2且施加有預定的鍍敷的引線架,可根據需要將每預定數量切成片狀以及將外部樹脂密封時固定樹 脂用的樹脂膠帶貼附於與LED搭載面相反的面。 Further, the lead frame in which the wafer pad portion 1 and the lead portion 2 are formed and to which a predetermined plating is applied can be cut into a sheet shape every predetermined number and a fixed resin can be fixed when the external resin is sealed as needed. The resin tape for grease is attached to the surface opposite to the LED mounting surface.

接著,對帶有樹脂的引線架的製造方法進行說明。透過對如上上述那樣製造的引線架進行傳遞模塑、射出成型,在引線架上形成外部樹脂部。作為外部樹脂,一般使用熱塑性樹脂。將外部樹脂部在形成於引線架上的同時,還填充至晶片墊部1與引線部2相對的空間部。外部樹脂部形成為包圍後述LED元件和透過引線鍵合等與引線部2電連接的連接部周邊。此外,其周邊部的面形成為錐形狀以使由LED元件產生的光透過外部樹脂向上方反射。 Next, a method of manufacturing a lead frame with a resin will be described. The outer resin portion is formed on the lead frame by transfer molding and injection molding of the lead frame manufactured as described above. As the external resin, a thermoplastic resin is generally used. The outer resin portion is also formed on the lead frame while filling the space portion where the wafer pad portion 1 faces the lead portion 2. The external resin portion is formed to surround the periphery of the connection portion electrically connected to the lead portion 2 such as an LED element to be described later and a transmission wire bond. Further, the surface of the peripheral portion is formed in a tapered shape so that light generated by the LED element is reflected upward through the external resin.

接著,對光半導體裝置的製造方法進行說明。使用上述帶有樹脂的引線架在晶片墊部1上搭載LED元件。預先,將釺焊膏等塗布於晶片墊部1表面上,在晶片墊部1上固定LED元件。 Next, a method of manufacturing an optical semiconductor device will be described. The LED element is mounted on the wafer pad portion 1 by using the lead frame with resin described above. In advance, a solder paste or the like is applied onto the surface of the wafer pad portion 1 to fix the LED element on the wafer pad portion 1.

接著,使用引線鍵合等連接方法將LED元件的電極部與引線部2電連接。 Next, the electrode portion of the LED element is electrically connected to the lead portion 2 by a connection method such as wire bonding.

接著,用透明樹脂對由外部樹脂包圍的LED元件和透過引線鍵合等與引線部2電連接的部分的周邊部進行模塑。 Next, the peripheral portion of the portion electrically connected to the lead portion 2 such as the LED element surrounded by the external resin and the through-wire bonding is molded with a transparent resin.

最後,為了達到預定的封裝尺寸而排列有多個時,進行單片化。一次性進行模塑時,透過切割等來進行單片化,而進行單獨模塑時,用衝壓機等沖切來進行單片化。 Finally, when a plurality of rows are arranged in order to achieve a predetermined package size, singulation is performed. When molding is performed at one time, it is singulated by cutting or the like, and when it is separately molded, it is die-cut by a press machine or the like to be singulated.

另外,上面對光半導體裝置進行了記載,但本發明也能夠應用於半導體裝置用引線架和半導體裝置。 Further, although the optical semiconductor device has been described above, the present invention is also applicable to a lead frame for a semiconductor device and a semiconductor device.

實施例 Example

透過如上所說明的方法,可製作光半導體裝置,接著,說明 本發明所涉及的引線架的製造方法的實施例。 An optical semiconductor device can be fabricated by the method described above, and then, An embodiment of a method of manufacturing a lead frame according to the present invention.

作為引線架用金屬板,使用厚度0.2mm、寬度180mm的帶狀鋼材(株式會社神戶製鋼所製KLF-194)。首先,將引線架用的金屬板脫脂、清洗。然後,製作用於形成引線架圖案的抗蝕劑層。詳細地說,首先,在基材的表面塗布厚度0.02mm的感光性抗蝕劑。作為抗蝕劑,使用負型感光性抗蝕劑(旭化成電子材料株式會社製)。接著,使用玻璃掩膜將抗蝕劑層曝光以使晶片墊部1和引線部2形成預定的圖案。 As a metal plate for a lead frame, a strip-shaped steel material (KLF-194 manufactured by Kobe Steel Co., Ltd.) having a thickness of 0.2 mm and a width of 180 mm was used. First, the metal plate for the lead frame is degreased and cleaned. Then, a resist layer for forming a lead pattern is formed. Specifically, first, a photosensitive resist having a thickness of 0.02 mm was applied to the surface of the substrate. As the resist, a negative photosensitive resist (manufactured by Asahi Kasei Electronic Materials Co., Ltd.) was used. Next, the resist layer is exposed using a glass mask to form the wafer pad portion 1 and the lead portion 2 into a predetermined pattern.

在除了各架的連結部以外的邊緣部整周,形成晶片墊部1和引線部2的邊緣部周邊的薄壁部。將薄壁部設定成厚度為0.1mm、寬度0.2mm。用抗蝕劑覆蓋LED搭載面,將相反面設定成開口部。此外,考慮到蝕刻速度等,將抗蝕劑尺寸調節成設定的形狀尺寸。此外,關於朝向薄壁部下面的突起部1a,在上述開口部的一部分設置突起形成用抗蝕劑層,關於突起形狀,如表1和圖4所示那樣製成多個圖案。 A thin portion around the edge portion of the wafer pad portion 1 and the lead portion 2 is formed over the entire circumference of the edge portion excluding the connection portion of each of the frames. The thin portion was set to have a thickness of 0.1 mm and a width of 0.2 mm. The LED mounting surface is covered with a resist, and the opposite surface is set as an opening. Further, the resist size is adjusted to a set shape size in consideration of an etching speed or the like. Further, regarding the protrusion 1a facing the lower surface of the thin portion, a resist layer for forming a protrusion is provided in a part of the opening, and a plurality of patterns are formed as shown in Table 1 and FIG. 4 with respect to the shape of the protrusion.

此外,關於使突起形狀靠近邊緣側的圖案,設為對於突起形狀 0.15mm,使突起形狀靠近邊緣側0.03mm。 Further, regarding the pattern in which the shape of the protrusion is close to the edge side, it is set as the shape of the protrusion 0.15 mm, so that the shape of the protrusion is 0.03 mm close to the edge side.

將上述各種圖案曝光後,進行顯影。由此,在金屬板中,在應進行蝕刻的部位配置開口部,在不應進行蝕刻的部位配置抗蝕劑層。 After the above various patterns were exposed, development was carried out. Thereby, in the metal plate, the opening portion is disposed at a portion to be etched, and the resist layer is disposed at a portion where etching is not required.

然後,用蝕刻液進行蝕刻。作為蝕刻液,使用氯化鐵溶液。另外,為了確保薄壁部、突起的高度、形狀,根據需要適宜地調節蝕刻液的噴出方向、噴射壓力等。 Then, etching is performed with an etching solution. As the etching solution, a ferric chloride solution was used. In addition, in order to secure the height and shape of the thin portion and the projection, the discharge direction of the etching liquid, the ejection pressure, and the like are appropriately adjusted as needed.

並且,蝕刻結束後剝離抗蝕劑,形成晶片墊部1和引線部2。 Then, after the etching is completed, the resist is peeled off to form the wafer pad portion 1 and the lead portion 2.

圖5為實施例1的照片。由該照片明確可知,在薄壁部有多個圓形的突起,在面上有凹凸,與樹脂的接觸面積增加。 Fig. 5 is a photograph of Example 1. As is clear from the photograph, a plurality of circular projections are formed in the thin portion, and irregularities are formed on the surface, and the contact area with the resin is increased.

此外,為了確認密合性,實施了使用剪力試驗機的簡易試驗。簡單示出試驗方法。首先,在試驗片製作對應表1的類似圖案,在其之上進行直徑 2mm的圓柱狀的樹脂模塑。將該試驗片固定在剪力試驗機的工作臺上,使試驗機的刀具前端對齊圓柱狀的樹脂模塑部的根部的位置,移動刀具,測定圓柱狀的樹脂模塑部剝離的力量。使刀具的前端位置對齊比試驗片的上面高出50μm的位置,將移動速度設為5mm/min。測定4次,將其平均值作為密合力。關於表1的簡易試驗結果,以沒有突起的比較例1的密合力為基準進行了評價。將△作為小於基準的1.05倍、○作為基準的1.05倍以上且小於1.2倍、◎作為基準的1.2倍以上來進行評價。得知實施例1~9 有效果。得知特別是透過使突起高度高且使突起以交錯狀配置多個,會更加有效果。此外,得知使突起形狀的頂點部靠近邊緣側時,也更加有效果。 Further, in order to confirm the adhesion, a simple test using a shear tester was carried out. The test method is simply shown. First, a similar pattern corresponding to Table 1 is produced on the test piece, and the diameter is made thereon. 2 mm cylindrical resin molding. The test piece was fixed to a table of a shear tester, and the tip end of the test machine was aligned with the root of the cylindrical resin molded portion, and the cutter was moved to measure the peeling force of the cylindrical resin molded portion. The front end position of the cutter was aligned at a position 50 μm higher than the upper surface of the test piece, and the moving speed was set to 5 mm/min. The measurement was performed 4 times, and the average value was used as the adhesion force. The results of the simple test of Table 1 were evaluated based on the adhesion force of Comparative Example 1 having no protrusions. The evaluation was performed by taking Δ as 1.05 times less than the standard, ○ of 1.05 times or more and less than 1.2 times as a standard, and ◎ as a reference of 1.2 times or more. It is known that Examples 1 to 9 have an effect. It has been found that particularly, by making the height of the protrusions high and arranging the protrusions in a staggered manner, it is more effective. Further, it is also known that the apex portion of the protrusion shape is closer to the edge side.

此外,使用上述引線架,將外部樹脂模塑,製作帶有樹脂的引線架。 Further, using the lead frame described above, the external resin was molded to produce a lead frame with a resin.

然後,使用帶有樹脂的引線架,搭載LED元件,進行引線鍵合後進行透明密封,進行切割加工來進行單片化,完成光半導體裝置。 Then, an LED device is mounted on a lead frame with a resin, and after wire bonding, transparent sealing is performed, and dicing is performed to perform singulation to complete the optical semiconductor device.

1‧‧‧晶片墊部 1‧‧‧ wafer pad

1a‧‧‧晶片墊部突起 1a‧‧‧ wafer pad protrusion

2‧‧‧引線部 2‧‧‧ lead parts

2a‧‧‧引線部突起 2a‧‧‧Lead portion protrusion

Claims (6)

一種引線架,具備:用於搭載半導體元件或LED元件之晶片墊部、以及在該晶片墊部周邊隔著空間配置之引線部,上述晶片墊部和/或引線部之邊緣部具有薄壁部,在該薄壁部之下面具有朝向下方之至少一個突起。 A lead frame comprising: a wafer pad portion on which a semiconductor element or an LED element is mounted; and a lead portion disposed around a space around the wafer pad portion, wherein the edge portion of the wafer pad portion and/or the lead portion has a thin portion At least one protrusion facing downward is provided below the thin portion. 如申請專利範圍第1項所記載之引線架,其中,上述突起之高度為0.005mm以上。 The lead frame according to claim 1, wherein the height of the protrusion is 0.005 mm or more. 如申請專利範圍第1或2項所記載之引線架,其中,上述突起之形狀為平面圓狀或平面橢圓狀。 The lead frame according to claim 1 or 2, wherein the protrusion has a flat circular shape or a flat elliptical shape. 如申請專利範圍第1或2項所記載之引線架,其中,上述突起之縱截面形狀為富士山型形狀或頂部呈類圓形之山型形狀或大致圓錐形狀。 The lead frame according to claim 1 or 2, wherein the longitudinal cross-sectional shape of the protrusion is a mountain-shaped shape or a mountain-like shape having a round shape at the top or a substantially conical shape. 如申請專利範圍第1或2項所記載之引線架,其中,與上述晶片墊部和/或引線部之邊緣平行排列之多個上述突起部之頂點部靠近上述晶片墊部和引線部之邊緣側,與上述晶片墊部和引線部之邊緣垂直方向之上述突起之截面相對於通過上述頂點部之垂線呈左右不對稱。 The lead frame according to claim 1 or 2, wherein a apex portion of the plurality of protrusions arranged in parallel with an edge of the wafer pad portion and/or the lead portion is adjacent to an edge of the wafer pad portion and the lead portion On the side, the cross section of the protrusion perpendicular to the edge of the wafer pad portion and the lead portion is bilaterally asymmetrical with respect to a perpendicular line passing through the apex portion. 一種引線架之製造方法,具備:準備應成為引線架之基材之金屬板之步驟;在上述金屬板之表面側之應形成晶片墊部和引線部之部分、上述金屬板之背面側之與晶片墊部對應之部分之一部分和應形成突起部之部分、以及與引線部對應之部分之一部分和應形成上述突起部之部分,分別形成蝕刻用抗蝕劑層之步驟;以及將上述蝕刻用抗蝕劑層作為耐腐蝕膜,對金屬板之表背面施加蝕刻之步驟, 在上述蝕刻步驟中,對晶片墊部和引線部分別形成隔著空間相對之相對面,並且在晶片墊部和/或引線部之經蝕刻之下面形成突起。 A method of manufacturing a lead frame, comprising: preparing a metal plate to be a substrate of the lead frame; forming a portion of the wafer pad portion and the lead portion on a surface side of the metal plate, and a back side of the metal plate a step of forming a portion of the portion corresponding to the wafer pad portion and a portion where the protrusion portion is to be formed, and a portion corresponding to the portion of the lead portion and a portion where the protrusion portion is to be formed, respectively forming a resist layer for etching; and The resist layer acts as a corrosion-resistant film, and an etching step is applied to the front and back surfaces of the metal plate. In the etching step, the wafer pad portion and the lead portion are respectively formed with opposing faces opposed to each other, and protrusions are formed under the etched underside of the wafer pad portion and/or the lead portion.
TW104139819A 2014-12-05 2015-11-30 Lead frame and method of manufacturing same TWI671925B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2014-246548 2014-12-05
JP2014246548A JP6270052B2 (en) 2014-12-05 2014-12-05 Lead frame and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TW201633572A true TW201633572A (en) 2016-09-16
TWI671925B TWI671925B (en) 2019-09-11

Family

ID=56124883

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104139819A TWI671925B (en) 2014-12-05 2015-11-30 Lead frame and method of manufacturing same

Country Status (3)

Country Link
JP (1) JP6270052B2 (en)
CN (1) CN105679736B (en)
TW (1) TWI671925B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6206442B2 (en) 2015-04-30 2017-10-04 日亜化学工業株式会社 Package, method for manufacturing the same, and light emitting device
JP6938326B2 (en) * 2017-10-17 2021-09-22 大口マテリアル株式会社 Lead frame and its manufacturing method
CN111668184B (en) * 2020-07-14 2022-02-01 甬矽电子(宁波)股份有限公司 Lead frame manufacturing method and lead frame structure
JP2024099856A (en) * 2021-03-25 2024-07-26 ローム株式会社 Semiconductor device and method for manufacturing the same

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004247613A (en) * 2003-02-14 2004-09-02 Sanyo Electric Co Ltd Semiconductor device and its manufacturing process
US7049683B1 (en) * 2003-07-19 2006-05-23 Ns Electronics Bangkok (1993) Ltd. Semiconductor package including organo-metallic coating formed on surface of leadframe roughened using chemical etchant to prevent separation between leadframe and molding compound
JP5532570B2 (en) * 2008-09-29 2014-06-25 凸版印刷株式会社 Lead frame type substrate, manufacturing method thereof, and semiconductor device
KR101064084B1 (en) * 2010-03-25 2011-09-08 엘지이노텍 주식회사 Light emitting device package and fabrication method thereof
TW201250964A (en) * 2011-01-27 2012-12-16 Dainippon Printing Co Ltd Resin-attached lead frame, method for manufacturing same, and lead frame
KR101830135B1 (en) * 2011-07-29 2018-02-20 엘지이노텍 주식회사 Light emitting device
TWM448801U (en) * 2012-07-04 2013-03-11 Dow Corning Taiwan Inc Light emitting diode device and leadframe plate
CN103972373B (en) * 2013-02-04 2017-08-18 佛山市国星光电股份有限公司 A kind of LED metal lead wire frames and its manufacture method
JP6052734B2 (en) * 2013-03-18 2016-12-27 Shマテリアル株式会社 Lead frame for mounting a semiconductor element and manufacturing method thereof
CN103280436B (en) * 2013-04-23 2016-07-06 华为机器有限公司 Surface mounting component and preparation method thereof
CN203733849U (en) * 2014-03-17 2014-07-23 厦门华联电子有限公司 LED illuminating light source having sulfuration-proof function

Also Published As

Publication number Publication date
TWI671925B (en) 2019-09-11
JP2016111169A (en) 2016-06-20
CN105679736B (en) 2019-11-01
JP6270052B2 (en) 2018-01-31
CN105679736A (en) 2016-06-15

Similar Documents

Publication Publication Date Title
TWI476962B (en) Light emitting device
JP5383611B2 (en) LED package
TW201633572A (en) Lead frame and method of manufacturing the same
US8846422B2 (en) Method for manufacturing LED package struture and method for manufacturing LEDs using the LED packange struture
TW201327948A (en) Light emitting diode packaging and method of making
JP2019169729A (en) Semiconductor device substrate and semiconductor device
CN108701658B (en) Substrate for mounting semiconductor element, semiconductor device, optical semiconductor device, and method for manufacturing the same
JP2017212290A (en) Lead frame for optical semiconductor device, lead frame with resin and optical semiconductor device, and manufacturing methods of them
JP2014082408A (en) Lead frame for led light-emitting element, manufacturing method therefor and led package using the same
JP6357684B2 (en) Lead frame, lead frame with resin for optical semiconductor device, manufacturing method thereof, and optical semiconductor device
JP6656961B2 (en) Lead frame for mounting optical semiconductor element and method of manufacturing the same
JP2014192211A (en) Lead frame for led light emitting element, method of manufacturing the same, and method of manufacturing led package
JP6536992B2 (en) Lead frame, lead frame with resin, optical semiconductor device, and method for manufacturing them
JP6524517B2 (en) Lead frame for optical semiconductor device, lead frame with resin for optical semiconductor device, optical semiconductor device, and method for manufacturing lead frame for optical semiconductor device
JP2012182207A (en) Lead frame for led element and method for manufacturing the same
JP5682341B2 (en) Light emitting device and manufacturing method thereof
JP2020136419A (en) Lead frame for LED
JP2013219270A (en) Substrate for mounting light emitting element and led package
JP6460390B2 (en) Lead frame, lead frame with resin for optical semiconductor device, manufacturing method thereof, and optical semiconductor device
TWI521745B (en) Light emitting diode package and method for manufacuring the same
JP2013077728A (en) Lead frame for led light-emitting element, led package using the same, and method of manufacturing the same
JP2017162945A (en) Lead frame for multi-row led and manufacturing method thereof, and led package and manufacturing method thereof
JP2016119464A (en) Light emitting device
TWI425683B (en) Led manufacturing method
JP2009259890A (en) Light emitting device