TW201517088A - Solid electrolytic capacitor package structure and method of manufacturing the same, and conductive unit - Google Patents

Solid electrolytic capacitor package structure and method of manufacturing the same, and conductive unit Download PDF

Info

Publication number
TW201517088A
TW201517088A TW102138648A TW102138648A TW201517088A TW 201517088 A TW201517088 A TW 201517088A TW 102138648 A TW102138648 A TW 102138648A TW 102138648 A TW102138648 A TW 102138648A TW 201517088 A TW201517088 A TW 201517088A
Authority
TW
Taiwan
Prior art keywords
exposed
package
layer
conductive
core layer
Prior art date
Application number
TW102138648A
Other languages
Chinese (zh)
Other versions
TWI474354B (en
Inventor
Chi-Hao Chiu
Ming-Tsung Chen
Kun-Huang Chang
Original Assignee
Apaq Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apaq Technology Co Ltd filed Critical Apaq Technology Co Ltd
Priority to TW102138648A priority Critical patent/TWI474354B/en
Application granted granted Critical
Publication of TWI474354B publication Critical patent/TWI474354B/en
Publication of TW201517088A publication Critical patent/TW201517088A/en

Links

Landscapes

  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)

Abstract

A solid electrolytic capacitor package structure and method of manufacturing the same, and a conductive unit are disclosed in the instant disclosure. The solid electrolytic capacitor package structure includes a capacitor unit, a package unit and a conductive unit. The package unit includes a package body for enclosing the capacitor unit. The conductive unit includes a first conductive terminal and a second conductive terminal. The first conductive terminal includes a first core layer and a first enclosing layer. The first core layer has a first top exposed surface exposed from the first enclosing layer, and the first top exposed surface has a first top covering area covered by the package body. The second conductive terminal includes a second core layer and a second enclosing layer. The second core layer has a second top exposed surface exposed from the second enclosing layer, and the second top exposed surface has a second top covering area covered by the package body. Whereby, the sealing property of the instant disclosure between the conductive terminals and the package body can be increased.

Description

固態電解電容器封裝結構及其製作方法、及導電單元 Solid electrolytic capacitor package structure, manufacturing method thereof, and conductive unit

本發明係有關於一種固態電解電容器封裝結構及其製作方法、及導電單元,尤指一種用於提升導電端子與封裝體兩者接觸面之間的密封性的固態電解電容器封裝結構及其製作方法、及導電單元。 The present invention relates to a solid electrolytic capacitor package structure and a manufacturing method thereof, and a conductive unit, and more particularly to a solid electrolytic capacitor package structure for improving the sealing between a contact surface of a conductive terminal and a package body, and a manufacturing method thereof And conductive units.

電容器已廣泛地被使用於消費性家電用品、電腦主機板及其周邊、電源供應器、通訊產品、及汽車等的基本元件,其主要的作用包括:濾波、旁路、整流、耦合、去耦、轉相等。是電子產品中不可缺少的元件之一。電容器依照不同的材質及用途,有不同的型態。包括鋁質電解電容、鉭質電解電容、積層陶瓷電容、薄膜電容等。先行技術中,固態電解電容器具有小尺寸、大電容量、頻率特性優越等優點,而可使用於中央處理器的電源電路的解耦合作用上。一般而言,可利用多個電容單元的堆疊,而形成高電容量的固態電解電容器,習知堆疊式固態電解電容器包括多個電容單元與導線架,其中每一電容單元包括陽極部、陰極部與絕緣部,此絕緣部使陽極部與陰極部彼此電性絕緣。特別是,電容單元的陰極部彼此堆疊,且藉由在相鄰的電容單元之間設置導電體層,以使多個電容單元之間彼此電性連接。然而,習知的固態電解電容器的導電端子與封裝體兩者的接觸面之間的密封性不 佳。故,如何藉由結構設計的改良,來提升導電端子與封裝體兩者的接觸面之間的密封性,已成為該項事業所欲解決的重要課題之一。 Capacitors have been widely used in consumer appliances, computer motherboards and their peripherals, power supplies, communication products, and automotive basic components, including: filtering, bypass, rectification, coupling, decoupling And turn equal. It is one of the indispensable components in electronic products. Capacitors have different types according to different materials and uses. Including aluminum electrolytic capacitors, tantalum electrolytic capacitors, multilayer ceramic capacitors, film capacitors and so on. In the prior art, the solid electrolytic capacitor has the advantages of small size, large capacitance, superior frequency characteristics, and the decoupling of the power supply circuit for the central processing unit. In general, a stack of a plurality of capacitor units can be utilized to form a high-capacity solid electrolytic capacitor. The conventional stacked solid-state electrolytic capacitor includes a plurality of capacitor units and a lead frame, wherein each capacitor unit includes an anode portion and a cathode portion. And the insulating portion, the insulating portion electrically insulates the anode portion from the cathode portion. In particular, the cathode portions of the capacitor unit are stacked on each other, and a plurality of capacitor units are electrically connected to each other by providing a conductor layer between adjacent capacitor units. However, the sealing between the conductive terminals of the conventional solid electrolytic capacitor and the contact faces of the package is not good. Therefore, how to improve the sealing between the contact faces of the conductive terminals and the package by improving the structural design has become one of the important issues to be solved by the business.

本發明實施例在於提供一種固態電解電容器封裝結構及其製作方法、及導電單元,其可有效解決“習知的固態電解電容器的導電端子與封裝體兩者的接觸面之間的密封性不佳”的問題。 Embodiments of the present invention provide a solid electrolytic capacitor package structure, a manufacturing method thereof, and a conductive unit, which can effectively solve the problem of poor sealing between the contact faces of the conductive terminals of the conventional solid electrolytic capacitor and the package. "The problem.

本發明其中一實施例所提供的一種固態電解電容器封裝結構,其包括:一電容單元、一封裝單元及一導電單元。所述電容單元包括多個依序堆疊在一起且彼此電性連接的第一堆疊型電容器,其中每一個所述第一堆疊型電容器具有一第一正極部及一第一負極部。所述封裝單元包括一用於完全包覆所述電容單元的封裝體。導電單元包括至少一第一導電端子及至少一與至少一所述第一導電端子彼此分離一預定距離的第二導電端子,其中多個所述第一堆疊型電容器設置在至少一所述第一導電端子的頂端上及至少一所述第二導電端子的頂端上,至少一所述第一導電端子具有一電性連接於所述第一堆疊型電容器的所述第一正極部且被包覆在所述封裝體內的第一內埋部及一連接於所述第一內埋部且裸露在所述封裝體外的第一裸露部,且至少一所述第二導電端子具有一電性連接於所述第一堆疊型電容器的所述第一負極部且被包覆在所述封裝體內的第二內埋部及一連接於所述第二內埋部且裸露在所述封裝體外的第二裸露部。其中,至少一所述第一導電端子包括一第一核心層及一包覆所述第一核心層的第一包覆層,所述第一核心層具有一從所述第一包覆層裸露而出的第一外露上表面及一從所述第一包覆層裸露而出的第一外露下表面,所述第一外露上表面具有一被所述封裝體所覆蓋的第一上覆蓋區域及一連接於所述第一上覆蓋區域且裸露在所述封裝體外的第一上裸露區域,且所述第一外露下表面具有一被所述封裝體所覆蓋的第一下 覆蓋區域及一連接於所述第一下覆蓋區域且裸露在所述封裝體外的第一下裸露區域。其中,至少一所述第二導電端子包括一第二核心層及一包覆所述第二核心層的第二包覆層,所述第二核心層具有一從所述第二包覆層裸露而出的第二外露上表面及一從所述第二包覆層裸露而出的第二外露下表面,所述第二外露上表面具有一被所述封裝體所覆蓋的第二上覆蓋區域及一連接於所述第二上覆蓋區域且裸露在所述封裝體外的第二上裸露區域,且所述第二外露下表面具有一被所述封裝體所覆蓋的第二下覆蓋區域及一連接於所述第二下覆蓋區域且裸露在所述封裝體外的第二下裸露區域。 A solid electrolytic capacitor package structure according to one embodiment of the present invention includes: a capacitor unit, a package unit, and a conductive unit. The capacitor unit includes a plurality of first stacked capacitors stacked in series and electrically connected to each other, wherein each of the first stacked capacitors has a first positive portion and a first negative portion. The package unit includes a package for completely covering the capacitor unit. The conductive unit includes at least one first conductive terminal and at least one second conductive terminal separated from the at least one first conductive terminal by a predetermined distance, wherein the plurality of the first stacked capacitors are disposed in at least one of the first At least one of the first conductive terminals on the top end of the conductive terminal and at least one of the second conductive terminals has a first positive electrode portion electrically connected to the first stacked capacitor and is covered a first embedded portion in the package body and a first exposed portion connected to the first embedded portion and exposed outside the package body, and at least one of the second conductive terminals has an electrical connection a first buried portion of the first stacked capacitor and a second embedded portion encapsulated in the package and a second exposed to the second embedded portion and exposed outside the package Exposed part. The at least one first conductive terminal includes a first core layer and a first cladding layer covering the first core layer, and the first core layer has a bare body from the first cladding layer And a first exposed upper surface and a first exposed lower surface exposed from the first cladding layer, the first exposed upper surface having a first upper coverage area covered by the package And a first upper exposed area connected to the first upper coverage area and exposed outside the package, and the first exposed lower surface has a first lower surface covered by the package a coverage area and a first lower exposed area connected to the first lower coverage area and exposed outside the package. At least one of the second conductive terminals includes a second core layer and a second cladding layer covering the second core layer, and the second core layer has a bare core from the second cladding layer And a second exposed upper surface and a second exposed lower surface exposed from the second cladding layer, the second exposed upper surface having a second upper coverage area covered by the package And a second upper exposed area connected to the second upper coverage area and exposed outside the package, and the second exposed lower surface has a second lower coverage area covered by the package and a Connected to the second lower coverage area and exposed to a second lower exposed area outside the package.

本發明另外一實施例所提供的一種導電單元,其包括:至少一第一導電端子及至少一與至少一所述第一導電端子彼此分離一預定距離的第二導電端子,其中至少一所述第一導電端子及至少一所述第二導電端子皆連接至一封裝體。其中,至少一所述第一導電端子具有一被包覆在所述封裝體內的第一內埋部及一連接於所述第一內埋部且裸露在所述封裝體外的第一裸露部,且至少一所述第二導電端子具有一被包覆在所述封裝體內的第二內埋部及一連接於所述第二內埋部且裸露在所述封裝體外的第二裸露部。其中,至少一所述第一導電端子包括一第一核心層及一包覆所述第一核心層的第一包覆層,所述第一核心層具有一從所述第一包覆層裸露而出的第一外露上表面及一從所述第一包覆層裸露而出的第一外露下表面,所述第一外露上表面具有一被所述封裝體所覆蓋的第一上覆蓋區域,且所述第一外露下表面具有一被所述封裝體所覆蓋的第一下覆蓋區域。其中,至少一所述第二導電端子包括一第二核心層及一包覆所述第二核心層的第二包覆層,所述第二核心層具有一從所述第二包覆層裸露而出的第二外露上表面及一從所述第二包覆層裸露而出的第二外露下表面,所述第二外露上表面具有一被所述封裝體所覆蓋的第二上覆蓋區域,且所述 第二外露下表面具有一被所述封裝體所覆蓋的第二下覆蓋區域。 A conductive unit according to another embodiment of the present invention includes: at least one first conductive terminal and at least one second conductive terminal separated from each other by at least one of the first conductive terminals by a predetermined distance, wherein at least one of the The first conductive terminal and the at least one second conductive terminal are both connected to a package. The at least one first conductive terminal has a first embedded portion encapsulated in the package body and a first exposed portion connected to the first embedded portion and exposed outside the package body. And at least one of the second conductive terminals has a second embedded portion encapsulated in the package body and a second exposed portion connected to the second embedded portion and exposed outside the package body. The at least one first conductive terminal includes a first core layer and a first cladding layer covering the first core layer, and the first core layer has a bare body from the first cladding layer And a first exposed upper surface and a first exposed lower surface exposed from the first cladding layer, the first exposed upper surface having a first upper coverage area covered by the package And the first exposed lower surface has a first lower coverage area covered by the package. At least one of the second conductive terminals includes a second core layer and a second cladding layer covering the second core layer, and the second core layer has a bare core from the second cladding layer And a second exposed upper surface and a second exposed lower surface exposed from the second cladding layer, the second exposed upper surface having a second upper coverage area covered by the package And said The second exposed lower surface has a second lower footprint covered by the package.

本發明另外再一實施例所提供的一種固態電解電容器封裝結構的製作方法,其包括下列步驟:提供至少一第一導電端子及至少一第二導電端子;將多個第一堆疊型電容器依序堆疊在一起且電性連接於至少一所述第一導電端子及至少一所述第二導電端子之間,其中多個所述第一堆疊型電容器設置在至少一所述第一導電端子的頂端上及至少一所述第二導電端子的頂端上,且每一個所述第一堆疊型電容器具有一第一正極部及一第一負極部;形成一封裝體以完全包覆所述電容單元,其中至少一所述第一導電端子具有一電性連接於所述第一堆疊型電容器的所述第一正極部且被包覆在所述封裝體內的第一內埋部及一連接於所述第一內埋部且裸露在所述封裝體外的第一裸露部,且至少一所述第二導電端子具有一電性連接於所述第一堆疊型電容器的所述第一負極部且被包覆在所述封裝體內的第二內埋部及一連接於所述第二內埋部且裸露在所述封裝體外的第二裸露部;以及,彎折所述第一裸露部與所述第二裸露部,以使得所述第一裸露部與所述第二裸露部皆沿著所述封裝體的外表面延伸。其中,至少一所述第一導電端子包括一第一核心層及一包覆所述第一核心層的第一包覆層,所述第一核心層具有一從所述第一包覆層裸露而出的第一外露上表面及一從所述第一包覆層裸露而出的第一外露下表面,所述第一外露上表面具有一被所述封裝體所覆蓋的第一上覆蓋區域及一連接於所述第一上覆蓋區域且裸露在所述封裝體外的第一上裸露區域,且所述第一外露下表面具有一被所述封裝體所覆蓋的第一下覆蓋區域及一連接於所述第一下覆蓋區域且裸露在所述封裝體外的第一下裸露區域。其中,至少一所述第二導電端子包括一第二核心層及一包覆所述第二核心層的第二包覆層,所述第二核心層具有一從所述第二包覆層裸露而出的第二外露上表面及一從所述第二包覆層裸露而出的第二外露下表面,所述第二外露上表面具 有一被所述封裝體所覆蓋的第二上覆蓋區域及一連接於所述第二上覆蓋區域且裸露在所述封裝體外的第二上裸露區域,且所述第二外露下表面具有一被所述封裝體所覆蓋的第二下覆蓋區域及一連接於所述第二下覆蓋區域且裸露在所述封裝體外的第二下裸露區域。 According to still another embodiment of the present invention, a method for fabricating a solid electrolytic capacitor package structure includes the steps of: providing at least one first conductive terminal and at least one second conductive terminal; sequentially singing the plurality of first stacked capacitors Stacked together and electrically connected between at least one of the first conductive terminals and at least one of the second conductive terminals, wherein a plurality of the first stacked capacitors are disposed at a top end of at least one of the first conductive terminals And a top end of the at least one of the second conductive terminals, and each of the first stacked capacitors has a first positive portion and a first negative portion; forming a package to completely cover the capacitor unit, At least one of the first conductive terminals has a first embedded portion electrically connected to the first positive portion of the first stacked capacitor and covered in the package, and a first embedded portion a first embedded portion and exposed to the first exposed portion outside the package, and at least one of the second conductive terminals has a first negative portion electrically connected to the first stacked capacitor a second embedded portion encapsulated in the package body and a second exposed portion connected to the second embedded portion and exposed outside the package body; and bending the first exposed portion and the portion The second exposed portion is configured such that the first exposed portion and the second exposed portion both extend along an outer surface of the package. The at least one first conductive terminal includes a first core layer and a first cladding layer covering the first core layer, and the first core layer has a bare body from the first cladding layer And a first exposed upper surface and a first exposed lower surface exposed from the first cladding layer, the first exposed upper surface having a first upper coverage area covered by the package And a first upper exposed area connected to the first upper coverage area and exposed outside the package, and the first exposed lower surface has a first lower coverage area covered by the package and a Connected to the first lower coverage area and exposed to the first lower exposed area outside the package. At least one of the second conductive terminals includes a second core layer and a second cladding layer covering the second core layer, and the second core layer has a bare core from the second cladding layer And a second exposed upper surface and a second exposed lower surface exposed from the second cladding layer, the second exposed upper surface a second upper coverage area covered by the package and a second upper exposed area connected to the second upper coverage area and exposed outside the package, and the second exposed lower surface has a a second lower coverage area covered by the package and a second lower exposed area connected to the second lower coverage area and exposed outside the package.

本發明的有益效果可以在於,本發明實施例可透過“所述第一核心層具有一從所述第一包覆層裸露而出的第一外露上表面及一從所述第一包覆層裸露而出的第一外露下表面”及“所述第二核心層具有一從所述第二包覆層裸露而出的第二外露上表面及一從所述第二包覆層裸露而出的第二外露下表面”的設計,以提升“至少一所述第一導電端子與所述封裝體兩者的接觸面之間”及“至少一所述第二導電端子與所述封裝體兩者的接觸面之間”的密封性。 The beneficial effects of the present invention may be that the first core layer has a first exposed upper surface exposed from the first cladding layer and a first cladding layer. a first exposed lower surface that is exposed" and "the second core layer has a second exposed upper surface exposed from the second cladding layer and a bare exposed surface from the second cladding layer The second exposed lower surface is designed to enhance "between at least one of the first conductive terminals and the contact surface of the package" and "at least one of the second conductive terminals and the package" The tightness between the contact surfaces of the person.

為使能更進一步瞭解本發明的特徵及技術內容,請參閱以下有關本發明的詳細說明與附圖,然而所附圖式僅提供參考與說明用,並非用來對本發明加以限制者。 For a better understanding of the features and technical aspects of the present invention, reference should be made to the accompanying drawings.

Z‧‧‧電容器封裝結構 Z‧‧‧ capacitor package structure

1‧‧‧電容單元 1‧‧‧Capacitor unit

10‧‧‧第一堆疊型電容器 10‧‧‧First stacked capacitor

P‧‧‧第一正極部 P‧‧‧First positive part

N‧‧‧第一負極部 N‧‧‧First negative part

100‧‧‧閥金屬箔片 100‧‧‧ valve metal foil

101‧‧‧氧化層 101‧‧‧Oxide layer

1010‧‧‧圍繞區域 1010‧‧‧ Around the area

102‧‧‧導電高分子層 102‧‧‧ Conductive polymer layer

1020‧‧‧末端 End of 1020‧‧

103‧‧‧碳膠層 103‧‧‧carbon layer

1030‧‧‧末端 End of 1030‧‧

104‧‧‧銀膠層 104‧‧‧Silver layer

1040‧‧‧末端 End of 1040‧‧

105‧‧‧圍繞狀絕緣層 105‧‧‧round insulation

10’‧‧‧第二堆疊型電容器 10'‧‧‧Second stacked capacitor

P’‧‧‧第二正極部 P’‧‧‧Second positive part

N’‧‧‧第二負極部 N’‧‧‧second negative part

2‧‧‧封裝單元 2‧‧‧Package unit

20‧‧‧封裝體 20‧‧‧Package

201‧‧‧第一側表面 201‧‧‧ first side surface

202‧‧‧第二側表面 202‧‧‧Second side surface

203‧‧‧底表面 203‧‧‧ bottom surface

3‧‧‧導電單元 3‧‧‧Conducting unit

31‧‧‧第一導電端子 31‧‧‧First conductive terminal

310‧‧‧第一內埋部 310‧‧‧First Internal Department

311‧‧‧第一裸露部 311‧‧‧First exposed department

31A‧‧‧第一核心層 31A‧‧‧ first core layer

311A‧‧‧第一外露上表面 311A‧‧‧First exposed upper surface

3111‧‧‧第一上覆蓋區域 3111‧‧‧First upper coverage area

3112‧‧‧第一上裸露區域 3112‧‧‧First exposed area

312A‧‧‧第一外露下表面 312A‧‧‧First exposed lower surface

3121‧‧‧第一下覆蓋區域 3121‧‧‧First coverage area

3122‧‧‧第一下裸露區域 3122‧‧‧First exposed area

313A‧‧‧第一貫穿孔 313A‧‧‧First through hole

3131‧‧‧第一填充部 3131‧‧‧First filling section

3132‧‧‧第一鏤空部 3132‧‧‧The first hollow department

31B‧‧‧第一包覆層 31B‧‧‧First cladding

311B‧‧‧第一連接層 311B‧‧‧First connection layer

312B‧‧‧第一焊接層 312B‧‧‧First welding layer

32‧‧‧第二導電端子 32‧‧‧Second conductive terminal

320‧‧‧第二內埋部 320‧‧‧Second Internal Department

321‧‧‧第二裸露部 321‧‧‧Second exposed department

32A‧‧‧第二核心層 32A‧‧‧ second core layer

321A‧‧‧第二外露上表面 321A‧‧‧Second exposed upper surface

3211‧‧‧第二上覆蓋區域 3211‧‧‧Second upper coverage area

3212‧‧‧第二上裸露區域 3212‧‧‧Second exposed area

322A‧‧‧第二外露下表面 322A‧‧‧Second exposed lower surface

3221‧‧‧第二下覆蓋區域 3221‧‧‧Second coverage area

3222‧‧‧第二下裸露區域 3222‧‧‧Second exposed area

323A‧‧‧第二貫穿孔 323A‧‧‧second through hole

3231‧‧‧第二填充部 3231‧‧‧Second filling section

3232‧‧‧第二鏤空部 3232‧‧‧Second Hollow Department

32B‧‧‧第二包覆層 32B‧‧‧Second coating

321B‧‧‧第二連接層 321B‧‧‧Second connection layer

322B‧‧‧第二焊接層 322B‧‧‧Second welding layer

圖1為本發明第一實施例及第二實施例的電容單元的側視剖面示意圖。 1 is a side cross-sectional view showing a capacitor unit according to first and second embodiments of the present invention.

圖2為本發明第一實施例的導電單元的上視示意圖。 2 is a top plan view of a conductive unit according to a first embodiment of the present invention.

圖3為本發明第一實施例的電容單元設置在導電單元上的上視示意圖。 3 is a top plan view showing a capacitor unit disposed on a conductive unit according to a first embodiment of the present invention.

圖4為本發明第一實施例的固態電解電容器封裝結構的側視示意圖。 4 is a side elevational view showing a package structure of a solid electrolytic capacitor according to a first embodiment of the present invention.

圖5為圖4中A部分的放大剖面示意圖。 Figure 5 is an enlarged cross-sectional view showing a portion A of Figure 4.

圖6為圖4中B部分的放大剖面示意圖。 Figure 6 is an enlarged cross-sectional view showing a portion B of Figure 4.

圖7為本發明第一實施例的固態電解電容器封裝結構的製作方法的流程圖。 7 is a flow chart showing a method of fabricating a solid electrolytic capacitor package structure according to a first embodiment of the present invention.

圖8為本發明第二實施例的固態電解電容器封裝結構的側視示意圖。 Fig. 8 is a side elevational view showing the package structure of a solid electrolytic capacitor according to a second embodiment of the present invention.

〔第一實施例〕 [First Embodiment]

請參閱圖1至圖6所示,本發明第一實施例提供一種用於提升密封性的固態電解電容器封裝結構Z,其包括:一電容單元1、一封裝單元2及一導電單元3。 Referring to FIG. 1 to FIG. 6 , a first embodiment of the present invention provides a solid electrolytic capacitor package structure Z for improving the sealing performance, comprising: a capacitor unit 1 , a package unit 2 , and a conductive unit 3 .

首先,如圖1所示,電容單元1可提供多個第一堆疊型電容器10(或稱晶片型電容器,目前圖1只顯示其中1個第一堆疊型電容器10),其中每一個第一堆疊型電容器10具有一第一正極部P及一第一負極部N。舉例來說,每一個第一堆疊型電容器10包括一閥金屬箔片100、一完全包覆閥金屬箔片100的氧化層101、一包覆氧化層101的一部分的導電高分子層102、一完全包覆導電高分子層102的碳膠層103、及一完全包覆碳膠層103的銀膠層104。此外,每一個第一堆疊型電容器10包括一設置在氧化層101的外表面上且圍繞氧化層101的圍繞狀絕緣層105,並且第一堆疊型電容器10的導電高分子層102的長度、碳膠層103的長度及銀膠層104的長度皆被圍繞狀絕緣層105所限制。更進一步來說,氧化層101的外表面上具有一圍繞區域1010,並且第一堆疊型電容器10的圍繞狀絕緣層105圍繞地設置在氧化層101的圍繞區域1010上且同時接觸導電高分子層102的末端1020、碳膠層103的末端1030及銀膠層104的末端1040。然而,本發明所使用的第一堆疊型電容器10不以上述第一實施例所舉的例子為限。 First, as shown in FIG. 1, the capacitor unit 1 can provide a plurality of first stacked capacitors 10 (or wafer type capacitors, and currently only one of the first stacked capacitors 10 is shown in FIG. 1), wherein each of the first stacks The capacitor 10 has a first positive electrode portion P and a first negative electrode portion N. For example, each of the first stacked capacitors 10 includes a valve metal foil 100, an oxide layer 101 completely covering the valve metal foil 100, a conductive polymer layer 102 covering a portion of the oxide layer 101, and a The carbon glue layer 103 completely covering the conductive polymer layer 102 and the silver glue layer 104 completely covering the carbon glue layer 103. Further, each of the first stacked capacitors 10 includes a surrounding insulating layer 105 disposed on the outer surface of the oxide layer 101 and surrounding the oxide layer 101, and the length of the conductive polymer layer 102 of the first stacked capacitor 10, carbon Both the length of the adhesive layer 103 and the length of the silver paste layer 104 are limited by the surrounding insulating layer 105. Further, the outer surface of the oxide layer 101 has a surrounding area 1010, and the surrounding insulating layer 105 of the first stacked type capacitor 10 is disposed around the surrounding area 1010 of the oxide layer 101 while contacting the conductive polymer layer. End 1020 of 102, end 1030 of carbon glue layer 103, and end 1040 of silver glue layer 104. However, the first stacked capacitor 10 used in the present invention is not limited to the example of the first embodiment described above.

再者,配合圖2、圖3及圖4所示,多個第一堆疊型電容器10可依序堆疊在一起且彼此電性連接,其中每兩個相鄰的第一堆疊型電容器10的兩個第一負極部N可透過銀膠(未標號)以相互疊堆在一起,並且每兩個相鄰的第一堆疊型電容器10的兩個第一正極部P可透過焊接層(未標號)以相互疊堆在一起。另外,封裝單元 2包括一用於完全包覆電容單元1的封裝體20,並且封裝體20可由不透光的封裝材料(例如epoxy或silicone)所製成。此外,導電單元3(亦即導線架leadframe)包括一第一導電端子31及一與第一導電端子31彼此分離的第二導電端子32。其中,第一導電端子31具有一電性連接於第一堆疊型電容器10的第一正極部P(亦即電性接觸位於最底端的第一堆疊型電容器10的第一正極部P)且被包覆在封裝體20內的第一內埋部310及一連接於第一內埋部310且裸露在封裝體20外的第一裸露部311,並且第二導電端子32具有一電性連接於第一堆疊型電容器10的第一負極部N(亦即電性接觸位於最底端的第一堆疊型電容器10的第一負極部N)且被包覆在封裝體20內的第二內埋部320及一連接於第二內埋部320且裸露在封裝體20外的第二裸露部321。 Furthermore, as shown in FIG. 2, FIG. 3 and FIG. 4, a plurality of first stacked capacitors 10 may be sequentially stacked and electrically connected to each other, wherein two of each two adjacent first stacked capacitors 10 The first negative electrode portions N are permeable to silver paste (not labeled) to be stacked on each other, and the two first positive electrode portions P of each two adjacent first stacked capacitors 10 are permeable to the solder layer (not labeled) Stacked together. In addition, the package unit 2 includes a package body 20 for completely covering the capacitor unit 1, and the package body 20 can be made of an opaque packaging material such as epoxy or silicone. In addition, the conductive unit 3 (ie, the lead frame) includes a first conductive terminal 31 and a second conductive terminal 32 separated from the first conductive terminal 31. The first conductive terminal 31 has a first positive electrode portion P electrically connected to the first stacked capacitor 10 (ie, electrically contacting the first positive electrode portion P of the first stacked capacitor 10 at the bottom end) and is The first embedded portion 310 is encapsulated in the package body 20 and the first exposed portion 311 is connected to the first embedded portion 310 and exposed outside the package body 20, and the second conductive terminal 32 has an electrical connection The first negative electrode portion N of the first stacked capacitor 10 (that is, electrically contacting the first negative electrode portion N of the first stacked capacitor 10 at the bottom end) and covered in the second embedded portion in the package body 20 320 and a second exposed portion 321 connected to the second embedded portion 320 and exposed outside the package 20 .

更進一步來說,配合圖3與圖4所示,封裝體20具有一第一側表面201、一背對於(或相反於)第一側表面201的第二側表面202、一連接於第一側表面201與第二側表面202之間的底表面203。其中,第一導電端子31的第一裸露部311可沿著封裝體20的第一側表面201與底表面203來進行延伸,以形成一L型折腳,並且第二導電端子32的第二裸露部321可沿著封裝體20的第二側表面202與底表面203來進行延伸,以形成另一L型折腳。 Furthermore, as shown in FIG. 3 and FIG. 4, the package body 20 has a first side surface 201, a second side surface 202 facing away from (or opposite to) the first side surface 201, and a first connecting surface. A bottom surface 203 between the side surface 201 and the second side surface 202. The first exposed portion 311 of the first conductive terminal 31 may extend along the first side surface 201 and the bottom surface 203 of the package body 20 to form an L-shaped folding leg, and the second conductive terminal 32 is second. The exposed portion 321 can extend along the second side surface 202 and the bottom surface 203 of the package 20 to form another L-shaped fold.

此外,配合圖3、圖4及圖5所示,第一導電端子31包括一第一核心層31A及一包覆第一核心層31A的第一包覆層31B,並且第一核心層31A具有一從第一包覆層31B裸露而出的第一外露上表面311A及一從第一包覆層31B裸露而出的第一外露下表面312A。其中,第一外露上表面311A具有一被封裝體20所覆蓋的第一上覆蓋區域3111及一連接於第一上覆蓋區域3111且裸露在封裝體20外的第一上裸露區域3112,並且第一外露下表面312A具有一被封裝體20所覆蓋的第一下覆蓋區域3121及一連接於第一下覆蓋區域3121且裸露在封裝體20外的第一下裸露區域 3122。更進一步來說,第一外露上表面311A的第一上裸露區域3112及第一外露下表面312A的第一下裸露區域3122皆連接至封裝體20的第一側表面201。第一核心層31A具有一貫穿第一核心層31A且連接於第一外露上表面311A及第一外露下表面312A之間的第一貫穿孔313A,並且第一貫穿孔313A具有一被封裝體20所填滿的第一填充部3131及一連通於第一填充部3131且裸露在封裝體20外的第一鏤空部3132。當然,除了第一核心層31A的上表面及下表面(亦即第一外露上表面311A及第一外露下表面312A)可以從第一包覆層31B裸露而出外,第一核心層31A的兩相反側表面亦可從第一包覆層31B裸露而出。 In addition, as shown in FIG. 3, FIG. 4 and FIG. 5, the first conductive terminal 31 includes a first core layer 31A and a first cladding layer 31B covering the first core layer 31A, and the first core layer 31A has A first exposed upper surface 311A exposed from the first cladding layer 31B and a first exposed lower surface 312A exposed from the first cladding layer 31B. The first exposed upper surface 311A has a first upper coverage area 3111 covered by the package body 20 and a first upper exposed area 3112 connected to the first upper coverage area 3111 and exposed outside the package body 20, and An exposed lower surface 312A has a first lower coverage area 3112 covered by the package body 20 and a first lower exposed area connected to the first lower coverage area 3121 and exposed outside the package body 20. 3122. Furthermore, the first upper exposed area 3112 of the first exposed upper surface 311A and the first lower exposed area 3122 of the first exposed lower surface 312A are both connected to the first side surface 201 of the package body 20. The first core layer 31A has a first through hole 313A penetrating through the first core layer 31A and connected between the first exposed upper surface 311A and the first exposed lower surface 312A, and the first through hole 313A has a packaged body 20 The filled first filling portion 3131 and the first hollow portion 3132 that communicate with the first filling portion 3131 and are exposed outside the package 20 are formed. Of course, except for the upper surface and the lower surface of the first core layer 31A (that is, the first exposed upper surface 311A and the first exposed lower surface 312A) may be exposed from the first cladding layer 31B, the two of the first core layer 31A The opposite side surface may also be exposed from the first cladding layer 31B.

舉例來說,第一核心層31A可為Cu或Cu合金,第一包覆層31B包括一為Ni(Nickel)的第一連接層311B及一為Sn(Stannum)且包覆第一連接層311B的第一焊接層312B。另外,本發明可採用雷射雕刻、蝕刻、噴砂或研磨等方式,使得可為Cu或Cu合金的第一核心層31A從第一包覆層31B裸露而出,並且第一核心層31A從第一包覆層31B所裸露而出的第一上覆蓋區域3111及第一下覆蓋區域3121可以從第一貫穿孔313A朝向第二導電端子32的方向進行一預定長度的延伸,此延伸長度所涵蓋的範圍並非用來限定本發明。由於Cu或Cu合金的熔點比Sn還要高,所以第一導電端子31的第一核心層31A與封裝體20兩者的接觸面之間的密封性可有效提升。值得一提的是,部分的第一包覆層31B通過雷射雕刻、蝕刻、噴砂或研磨等方式移除後所產生的粗糙表面,亦可有效提升第一導電端子31與封裝體20兩者之間的接合性。在部分的第一包覆層31B被移除的過程中可加入惰性氣體,以有效降低Cu或Cu合金的表面所生成的氧化層的厚度,此方式也有助於提升第一導電端子31與封裝體20兩者之間的接合性。 For example, the first core layer 31A may be Cu or a Cu alloy, and the first cladding layer 31B includes a first connection layer 311B of Ni (Nickel) and a Sn (Stannum) and a first connection layer 311B. The first solder layer 312B. In addition, the present invention may employ laser engraving, etching, sand blasting or grinding, etc., so that the first core layer 31A, which may be Cu or Cu alloy, is exposed from the first cladding layer 31B, and the first core layer 31A is from the first The first upper cover region 3111 and the first lower cover region 3121 exposed by a cladding layer 31B may extend from the first through hole 313A toward the second conductive terminal 32 by a predetermined length, which is covered by the extended length. The scope is not intended to limit the invention. Since the melting point of the Cu or Cu alloy is higher than that of Sn, the sealing property between the contact faces of the first core layer 31A of the first conductive terminal 31 and the package 20 can be effectively improved. It is worth mentioning that a part of the first cladding layer 31B is removed by laser engraving, etching, sand blasting or grinding, and the rough surface generated by the first cladding layer 31B can also effectively improve both the first conductive terminal 31 and the package body 20. Between the joints. An inert gas may be added during the removal of a portion of the first cladding layer 31B to effectively reduce the thickness of the oxide layer formed on the surface of the Cu or Cu alloy, which also helps to lift the first conductive terminal 31 and the package. The bond between the two bodies 20.

另外,配合圖3、圖4及圖6所示,第二導電端子32包括一第二核心層32A及一包覆第二核心層32A的第二包覆層32B,並 且第二核心層32A具有一從第二包覆層32B裸露而出的第二外露上表面321A及一從第二包覆層32B裸露而出的第二外露下表面322A。其中,第二外露上表面321A具有一被封裝體20所覆蓋的第二上覆蓋區域3211及一連接於第二上覆蓋區域3211且裸露在封裝體20外的第二上裸露區域3212,並且第二外露下表面322A具有一被封裝體20所覆蓋的第二下覆蓋區域3221及一連接於第二下覆蓋區域3221且裸露在封裝體20外的第二下裸露區域3222。更進一步來說,第二外露上表面321A的第二上裸露區域3212及第二外露下表面322A的第二下裸露區域3222皆連接至封裝體20的第二側表面202。第二核心層32A具有一貫穿第二核心層32A且連接於第二外露上表面321A及第二外露下表面322A之間的第二貫穿孔323A,並且第二貫穿孔323A具有一被封裝體20所填滿的第二填充部3231及一連通於第二填充部3231且裸露在封裝體20外的第二鏤空部3232。當然,除了第二核心層32A的上表面及下表面(亦即第二外露上表面321A及第二外露下表面322A)可以從第二包覆層32B裸露而出外,第二核心層32A的兩相反側表面亦可從第二包覆層32B裸露而出。 In addition, as shown in FIG. 3, FIG. 4 and FIG. 6, the second conductive terminal 32 includes a second core layer 32A and a second cladding layer 32B covering the second core layer 32A, and The second core layer 32A has a second exposed upper surface 321A exposed from the second cladding layer 32B and a second exposed lower surface 322A exposed from the second cladding layer 32B. The second exposed upper surface 321A has a second upper coverage area 3211 covered by the package body 20 and a second upper exposed area 3212 connected to the second upper coverage area 3211 and exposed outside the package body 20, and The second exposed lower surface 322A has a second lower coverage area 3221 covered by the package 20 and a second lower exposed area 3222 exposed to the second lower coverage area 3221 and exposed outside the package 20. Furthermore, the second upper exposed area 3212 of the second exposed upper surface 321A and the second lower exposed area 3222 of the second exposed lower surface 322A are both connected to the second side surface 202 of the package body 20. The second core layer 32A has a second through hole 323A penetrating the second core layer 32A and connected between the second exposed upper surface 321A and the second exposed lower surface 322A, and the second through hole 323A has a packaged body 20 The filled second filling portion 3231 and a second hollow portion 3232 that communicate with the second filling portion 3231 and are exposed outside the package 20 are formed. Of course, except for the upper surface and the lower surface of the second core layer 32A (ie, the second exposed upper surface 321A and the second exposed lower surface 322A) may be exposed from the second cladding layer 32B, and the second core layer 32A is The opposite side surface may also be exposed from the second cladding layer 32B.

舉例來說,第二核心層32A可為Cu或Cu合金,第二包覆層32B包括一為Ni的第二連接層321B及一為Sn且包覆第二連接層321B的第二焊接層322B。另外,本發明可採用雷射雕刻、蝕刻、噴砂或研磨等方式,使得可為Cu或Cu合金的第二核心層32A從第二包覆層32B裸露而出,並且第二核心層32A從第二包覆層32B所裸露而出的第二上覆蓋區域3211及第二下覆蓋區域3221可以從第二貫穿孔323A朝向第一導電端子31的方向進行一預定長度的延伸,此延伸長度所涵蓋的範圍並非用來限定本發明。由於Cu或Cu合金的熔點比Sn還要高,所以第二導電端子32的第二核心層32A與封裝體20兩者的接觸面之間的密封性可有效提升。值得一提的是,部分的第二包覆層32B通過雷射雕刻、蝕刻、噴砂或 研磨等方式移除後所產生的粗糙表面,亦可有效提升第二導電端子32與封裝體20兩者之間的接合性。在部分的第二包覆層32B被移除的過程中可加入惰性氣體,以有效降低Cu或Cu合金的表面所生成的氧化層的厚度,此方式也有助於提升第二導電端子32與封裝體20兩者之間的接合性。 For example, the second core layer 32A may be Cu or a Cu alloy, and the second cladding layer 32B includes a second connection layer 321B that is Ni and a second solder layer 322B that is Sn and covers the second connection layer 321B. . In addition, the present invention may employ laser engraving, etching, sand blasting or grinding, etc., such that the second core layer 32A, which may be Cu or Cu alloy, is exposed from the second cladding layer 32B, and the second core layer 32A is The second upper cover region 3211 and the second lower cover region 3221 exposed by the second cladding layer 32B may extend from the second through hole 323A toward the first conductive terminal 31 by a predetermined length, which is covered by the extended length. The scope is not intended to limit the invention. Since the melting point of the Cu or Cu alloy is higher than that of Sn, the sealing property between the contact faces of the second core layer 32A of the second conductive terminal 32 and the package 20 can be effectively improved. It is worth mentioning that part of the second cladding layer 32B is laser engraved, etched, sandblasted or The rough surface generated after the polishing or the like is removed can also effectively improve the bondability between the second conductive terminal 32 and the package body 20. An inert gas may be added during the removal of a portion of the second cladding layer 32B to effectively reduce the thickness of the oxide layer formed on the surface of the Cu or Cu alloy, which also helps to lift the second conductive terminal 32 and the package. The bond between the two bodies 20.

再者,配合圖1至圖7所示,本發明第一實施例提供一種固態電解電容器封裝結構Z的製作方法,其包括下列步驟:首先,配合圖1及圖2所示,提供至少一第一導電端子31及至少一第二導電端子32(S100);接著,配合圖1至圖3所示,將多個第一堆疊型電容器10依序堆疊在一起且電性連接於第一導電端子31及第二導電端子32之間,其中多個第一堆疊型電容器10設置在第一導電端子31的頂端上及第二導電端子32的頂端上,並且每一個第一堆疊型電容器10具有一第一正極部P及一第一負極部N(S102);然後,形成一封裝體20以完全包覆電容單元1,其中第一導電端子31具有一電性連接於第一堆疊型電容器10的第一正極部P且被包覆在封裝體20內的第一內埋部310及一連接於第一內埋部310且裸露在封裝體20外的第一裸露部311,並且第二導電端子32具有一電性連接於第一堆疊型電容器10的第一負極部N且被包覆在封裝體20內的第二內埋部320及一連接於第二內埋部320且裸露在封裝體20外的第二裸露部321(S104);最後,配合圖3及圖4所示,彎折第一裸露部311與第二裸露部321,以使得第一裸露部311與第二裸露部321皆沿著封裝體20的外表面延伸(S106)。 Furthermore, with reference to FIG. 1 to FIG. 7 , a first embodiment of the present invention provides a method for fabricating a solid electrolytic capacitor package structure Z, which includes the following steps: First, as shown in FIG. 1 and FIG. 2, at least one a conductive terminal 31 and at least one second conductive terminal 32 (S100); then, as shown in FIG. 1 to FIG. 3, a plurality of first stacked capacitors 10 are sequentially stacked and electrically connected to the first conductive terminal. 31 and the second conductive terminal 32, wherein a plurality of first stacked capacitors 10 are disposed on the top end of the first conductive terminal 31 and the top end of the second conductive terminal 32, and each of the first stacked capacitors 10 has a a first positive electrode portion P and a first negative electrode portion N (S102); then, a package body 20 is formed to completely cover the capacitor unit 1, wherein the first conductive terminal 31 has a first electrical connection terminal 10 electrically connected to the first stacked capacitor 10. a first positive portion P and a first embedded portion 310 covered in the package 20 and a first exposed portion 311 connected to the first embedded portion 310 and exposed outside the package 20, and a second conductive terminal 32 has an electrical connection to the first stacked capacitor 10 a first buried portion N and a second embedded portion 320 encased in the package 20 and a second exposed portion 321 connected to the second embedded portion 320 and exposed outside the package 20 (S104); As shown in FIG. 3 and FIG. 4 , the first exposed portion 311 and the second exposed portion 321 are bent such that the first exposed portion 311 and the second exposed portion 321 both extend along the outer surface of the package 20 ( S106 ).

更進一步來說,配合圖4及圖5所示,第一導電端子31包括一第一核心層31A及一包覆第一核心層31A的第一包覆層31B,並且第一核心層31A具有一從第一包覆層31B裸露而出的第一外露上表面311A及一從第一包覆層31B裸露而出的第一外露下表面312A。其中,第一外露上表面311A具有一被封裝體20所覆蓋的 第一上覆蓋區域3111及一連接於第一上覆蓋區域3111且裸露在封裝體20外的第一上裸露區域3112,並且第一外露下表面312A具有一被封裝體20所覆蓋的第一下覆蓋區域3121及一連接於第一下覆蓋區域3121且裸露在封裝體20外的第一下裸露區域3122。 Further, as shown in FIG. 4 and FIG. 5, the first conductive terminal 31 includes a first core layer 31A and a first cladding layer 31B covering the first core layer 31A, and the first core layer 31A has A first exposed upper surface 311A exposed from the first cladding layer 31B and a first exposed lower surface 312A exposed from the first cladding layer 31B. The first exposed upper surface 311A has a covered body 20 a first upper cover region 3111 and a first upper exposed region 3112 connected to the first upper cover region 3111 and exposed outside the package 20, and the first exposed lower surface 312A has a first cover covered by the package 20. The coverage area 3121 and a first lower exposed area 3122 connected to the first lower coverage area 3121 and exposed outside the package body 20.

更進一步來說,配合圖4及圖6所示,第二導電端子32包括一第二核心層32A及一包覆第二核心層32A的第二包覆層32B,並且第二核心層32A具有一從第二包覆層32B裸露而出的第二外露上表面321A及一從第二包覆層32B裸露而出的第二外露下表面322A。其中,第二外露上表面321A具有一被封裝體20所覆蓋的第二上覆蓋區域3211及一連接於第二上覆蓋區域3211且裸露在封裝體20外的第二上裸露區域3212,並且第二外露下表面322A具有一被封裝體20所覆蓋的第二下覆蓋區域3221及一連接於第二下覆蓋區域3221且裸露在封裝體20外的第二下裸露區域3222。 Furthermore, as shown in FIG. 4 and FIG. 6, the second conductive terminal 32 includes a second core layer 32A and a second cladding layer 32B covering the second core layer 32A, and the second core layer 32A has A second exposed upper surface 321A exposed from the second cladding layer 32B and a second exposed lower surface 322A exposed from the second cladding layer 32B. The second exposed upper surface 321A has a second upper coverage area 3211 covered by the package body 20 and a second upper exposed area 3212 connected to the second upper coverage area 3211 and exposed outside the package body 20, and The second exposed lower surface 322A has a second lower coverage area 3221 covered by the package 20 and a second lower exposed area 3222 exposed to the second lower coverage area 3221 and exposed outside the package 20.

〔第二實施例〕 [Second embodiment]

請參閱圖8所示,本發明第二實施例提供一種用於提升密封性的固態電解電容器封裝結構Z,其包括:一電容單元1、一封裝單元2及一導電單元3。由圖8與圖4的比較可知,本發明二實施例與第一實施例最大的差別在於:在第二實施例中,電容單元1包括多個依序堆疊在一起且彼此電性連接的第二堆疊型電容器10’。其中,多個第二堆疊型電容器10’設置在第一導電端子31的底端上及第二導電端子32的底端上,並且每一個第二堆疊型電容器10’具有一電性連接於第一導電端子31的第二正極部P’及一電性連接於第二導電端子32的第二負極部N’。 Referring to FIG. 8 , a second embodiment of the present invention provides a solid electrolytic capacitor package structure Z for improving the sealing performance, comprising: a capacitor unit 1 , a package unit 2 , and a conductive unit 3 . It can be seen from the comparison between FIG. 8 and FIG. 4 that the biggest difference between the second embodiment of the present invention and the first embodiment is that, in the second embodiment, the capacitor unit 1 includes a plurality of capacitors that are sequentially stacked and electrically connected to each other. Two stacked capacitors 10'. The plurality of second stacked capacitors 10' are disposed on the bottom end of the first conductive terminal 31 and the bottom end of the second conductive terminal 32, and each of the second stacked capacitors 10' has an electrical connection The second positive portion P' of the conductive terminal 31 and the second negative portion N' electrically connected to the second conductive terminal 32.

〔實施例的可能功效〕 [Possible effects of the examples]

綜上所述,本發明的有益效果可以在於,本發明實施例可透過“第一核心層31A具有一從第一包覆層31B裸露而出的第一外露上表面311A及一從第一包覆層31B裸露而出的第一外露下表面312A”及“第二核心層32A具有一從第二包覆層32B裸露而出的 第二外露上表面321A及一從第二包覆層32B裸露而出的第二外露下表面322A”的設計,以提升“第一導電端子31與封裝體20兩者的接觸面之間”及“第二導電端子32與封裝體20兩者的接觸面之間”的密封性。關於本案固態電解電容器封裝結構Z所能夠達到提升密封性的效果,舉15個採樣為例,以93℃及100%相對濕度的環境條件下,在蒸氣鍋內經過8小時,可以得到本案在密封性提升前、後的電容量差異,如下列的實驗結果所示: In summary, the beneficial effects of the present invention may be that the first core layer 31A has a first exposed upper surface 311A exposed from the first cladding layer 31B and a first package. The first exposed lower surface 312A" and the "second core layer 32A" of the cladding layer 31B have a second exposed upper surface 321A exposed from the second cladding layer 32B and a second exposed layer 32B exposed from the second cladding layer 32B. The second exposed lower surface 322A" is designed to enhance the "between the contact faces of the first conductive terminal 31 and the package 20" and the "contact surface of the second conductive terminal 32 and the package 20". "The seal". Regarding the effect of the solid electrolytic capacitor package structure Z in this case, it is possible to achieve the effect of improving the sealing performance. Taking 15 samples as an example, under the environmental conditions of 93 ° C and 100% relative humidity, after 8 hours in the steam pot, the case can be sealed. The difference in capacitance before and after the improvement is shown in the following experimental results:

以上所述僅為本發明的較佳可行實施例,非因此侷限本發明的專利範圍,故舉凡運用本發明說明書及圖式內容所做的等效技術變化,均包含於本發明的保護範圍內。 The above description is only a preferred embodiment of the present invention, and is not intended to limit the scope of the present invention. Therefore, equivalent technical changes made by using the present specification and the contents of the drawings are included in the protection scope of the present invention. .

Z‧‧‧電容器封裝結構 Z‧‧‧ capacitor package structure

1‧‧‧電容單元 1‧‧‧Capacitor unit

10‧‧‧第一堆疊型電容器 10‧‧‧First stacked capacitor

P‧‧‧第一正極部 P‧‧‧First positive part

N‧‧‧第一負極部 N‧‧‧First negative part

2‧‧‧封裝單元 2‧‧‧Package unit

20‧‧‧封裝體 20‧‧‧Package

201‧‧‧第一側表面 201‧‧‧ first side surface

202‧‧‧第二側表面 202‧‧‧Second side surface

203‧‧‧底表面 203‧‧‧ bottom surface

3‧‧‧導電單元 3‧‧‧Conducting unit

31‧‧‧第一導電端子 31‧‧‧First conductive terminal

310‧‧‧第一內埋部 310‧‧‧First Internal Department

311‧‧‧第一裸露部 311‧‧‧First exposed department

31A‧‧‧第一核心層 31A‧‧‧ first core layer

313A‧‧‧第一貫穿孔 313A‧‧‧First through hole

31B‧‧‧第一包覆層 31B‧‧‧First cladding

32‧‧‧第二導電端子 32‧‧‧Second conductive terminal

320‧‧‧第二內埋部 320‧‧‧Second Internal Department

321‧‧‧第二裸露部 321‧‧‧Second exposed department

32A‧‧‧第二核心層 32A‧‧‧ second core layer

323A‧‧‧第二貫穿孔 323A‧‧‧second through hole

32B‧‧‧第二包覆層 32B‧‧‧Second coating

Claims (10)

一種固態電解電容器封裝結構,其包括:一電容單元,所述電容單元包括多個依序堆疊在一起且彼此電性連接的第一堆疊型電容器,其中每一個所述第一堆疊型電容器具有一第一正極部及一第一負極部;一封裝單元,所述封裝單元包括一用於完全包覆所述電容單元的封裝體;以及一導電單元,所述導電單元包括至少一第一導電端子及至少一與至少一所述第一導電端子彼此分離一預定距離的第二導電端子,其中多個所述第一堆疊型電容器設置在至少一所述第一導電端子的頂端上及至少一所述第二導電端子的頂端上,至少一所述第一導電端子具有一電性連接於所述第一堆疊型電容器的所述第一正極部且被包覆在所述封裝體內的第一內埋部及一連接於所述第一內埋部且裸露在所述封裝體外的第一裸露部,且至少一所述第二導電端子具有一電性連接於所述第一堆疊型電容器的所述第一負極部且被包覆在所述封裝體內的第二內埋部及一連接於所述第二內埋部且裸露在所述封裝體外的第二裸露部;其中,至少一所述第一導電端子包括一第一核心層及一包覆所述第一核心層的第一包覆層,所述第一核心層具有一從所述第一包覆層裸露而出的第一外露上表面及一從所述第一包覆層裸露而出的第一外露下表面,所述第一外露上表面具有一被所述封裝體所覆蓋的第一上覆蓋區域及一連接於所述第一上覆蓋區域且裸露在所述封裝體外的第一上裸露區域,且所述第一外露下表面具有一被所述封裝體所覆蓋的第一下覆蓋區域及一連接於所述第一下覆蓋區域且裸露在所述封裝體外的第一下裸露區域; 其中,至少一所述第二導電端子包括一第二核心層及一包覆所述第二核心層的第二包覆層,所述第二核心層具有一從所述第二包覆層裸露而出的第二外露上表面及一從所述第二包覆層裸露而出的第二外露下表面,所述第二外露上表面具有一被所述封裝體所覆蓋的第二上覆蓋區域及一連接於所述第二上覆蓋區域且裸露在所述封裝體外的第二上裸露區域,且所述第二外露下表面具有一被所述封裝體所覆蓋的第二下覆蓋區域及一連接於所述第二下覆蓋區域且裸露在所述封裝體外的第二下裸露區域。 A solid electrolytic capacitor package structure comprising: a capacitor unit comprising a plurality of first stacked capacitors stacked in series and electrically connected to each other, wherein each of the first stacked capacitors has a a first positive electrode portion and a first negative electrode portion; a package unit, the package unit includes a package body for completely covering the capacitor unit; and a conductive unit, the conductive unit including at least one first conductive terminal And at least one second conductive terminal separated from the at least one of the first conductive terminals by a predetermined distance, wherein the plurality of first stacked capacitors are disposed on a top end of at least one of the first conductive terminals and at least one At least one of the first conductive terminals on the top end of the second conductive terminal has a first positive electrode portion electrically connected to the first stacked capacitor and is covered in the first body of the package body a buried portion and a first exposed portion connected to the first embedded portion and exposed outside the package, and at least one of the second conductive terminals has an electrical connection a first buried portion of the stacked capacitor and covered in the second embedded portion of the package body and a second exposed portion connected to the second embedded portion and exposed outside the package body; The at least one first conductive terminal includes a first core layer and a first cladding layer covering the first core layer, and the first core layer has a bare body from the first cladding layer And a first exposed upper surface and a first exposed lower surface exposed from the first cladding layer, the first exposed upper surface having a first upper coverage area covered by the package And a first upper exposed area connected to the first upper coverage area and exposed outside the package, and the first exposed lower surface has a first lower coverage area covered by the package and a a first lower exposed area connected to the first lower coverage area and exposed outside the package; At least one of the second conductive terminals includes a second core layer and a second cladding layer covering the second core layer, and the second core layer has a bare core from the second cladding layer And a second exposed upper surface and a second exposed lower surface exposed from the second cladding layer, the second exposed upper surface having a second upper coverage area covered by the package And a second upper exposed area connected to the second upper coverage area and exposed outside the package, and the second exposed lower surface has a second lower coverage area covered by the package and a Connected to the second lower coverage area and exposed to a second lower exposed area outside the package. 如請求項1之固態電解電容器封裝結構,其中所述電容單元包括多個依序堆疊在一起且彼此電性連接的第二堆疊型電容器,多個所述第二堆疊型電容器設置在至少一所述第一導電端子的底端上及至少一所述第二導電端子的底端上,且每一個所述第二堆疊型電容器具有一電性連接於至少一所述第一導電端子的第二正極部及一電性連接於至少一所述第二導電端子的第二負極部,其中所述第一核心層為Cu或Cu合金,所述第一包覆層包括一為Ni的第一連接層及一為Sn且包覆所述第一連接層的第一焊接層,且所述第二核心層為Cu或Cu合金,所述第二包覆層包括一為Ni的第二連接層及一為Sn且包覆所述第二連接層的第二焊接層。 The solid electrolytic capacitor package structure of claim 1, wherein the capacitor unit comprises a plurality of second stacked capacitors stacked in series and electrically connected to each other, and the plurality of second stacked capacitors are disposed in at least one The bottom end of the first conductive terminal and the bottom end of at least one of the second conductive terminals, and each of the second stacked capacitors has a second electrically connected to the at least one of the first conductive terminals a positive electrode portion and a second negative electrode portion electrically connected to at least one of the second conductive terminals, wherein the first core layer is Cu or a Cu alloy, and the first cladding layer includes a first connection that is Ni a layer and a first solder layer that is Sn and covers the first connection layer, and the second core layer is Cu or a Cu alloy, and the second cladding layer includes a second connection layer that is Ni and One is Sn and covers the second solder layer of the second connection layer. 如請求項1之固態電解電容器封裝結構,其中所述封裝體具有一第一側表面、一背對於所述第一側表面的第二側表面、及一連接於所述第一側表面及所述第二側表面之間的底表面,所述第一外露上表面的所述第一上裸露區域及所述第一外露下表面的所述第一下裸露區域皆連接至所述封裝體的所述第一側表面,且所述第二外露上表面的所述第二上裸露區域及所述第二外露下表面的所述第二下裸露區域皆連接至所述封裝體的所述第二側表面,其中至少一所述第一導電端子的所述第一裸 露部沿著所述封裝體的所述第一側表面與所述底表面延伸,且至少一所述第二導電端子的所述第二裸露部沿著所述封裝體的所述第二側表面與所述底表面延伸。 The solid electrolytic capacitor package structure of claim 1, wherein the package body has a first side surface, a second side surface facing away from the first side surface, and a first side surface and a a bottom surface between the second side surfaces, the first upper exposed area of the first exposed upper surface and the first lower exposed area of the first exposed lower surface are all connected to the package The first side surface, and the second upper exposed area of the second exposed upper surface and the second lower exposed area of the second exposed lower surface are both connected to the first portion of the package a two-sided surface, wherein the first bare body of at least one of the first conductive terminals The exposed portion extends along the first side surface of the package body and the bottom surface, and the second exposed portion of at least one of the second conductive terminals is along the second side of the package body The surface extends from the bottom surface. 如請求項1之固態電解電容器封裝結構,其中所述第一核心層具有一貫穿所述第一核心層且連接於所述第一外露上表面及所述第一外露下表面之間的第一貫穿孔,且所述第二核心層具有一貫穿所述第二核心層且連接於所述第二外露上表面及所述第二外露下表面之間的第二貫穿孔,其中所述第一貫穿孔具有一被所述封裝體所填滿的第一填充部及一連通於所述第一填充部且裸露在所述封裝體外的第一鏤空部,且所述第二貫穿孔具有一被所述封裝體所填滿的第二填充部及一連通於所述第二填充部且裸露在所述封裝體外的第二鏤空部。 The solid electrolytic capacitor package structure of claim 1, wherein the first core layer has a first through the first core layer and connected between the first exposed upper surface and the first exposed lower surface a through hole, and the second core layer has a second through hole penetrating the second core layer and connected between the second exposed upper surface and the second exposed lower surface, wherein the first The through hole has a first filling portion filled by the package body and a first hollow portion connected to the first filling portion and exposed outside the package body, and the second through hole has a a second filling portion filled with the package body and a second hollow portion connected to the second filling portion and exposed outside the package body. 如請求項1之固態電解電容器封裝結構,其中每一個所述第一堆疊型電容器包括一閥金屬箔片、一完全包覆所述閥金屬箔片的氧化層、一包覆所述氧化層的一部分的導電高分子層、一完全包覆所述導電高分子層的碳膠層、及一完全包覆所述碳膠層的銀膠層,其中每一個所述第一堆疊型電容器包括一設置在所述氧化層的外表面上且圍繞所述氧化層的圍繞狀絕緣層,且所述第一堆疊型電容器的所述導電高分子層的長度、所述碳膠層的長度及所述銀膠層的長度皆被所述圍繞狀絕緣層所限制,其中所述氧化層的所述外表面上具有一圍繞區域,且所述第一堆疊型電容器的所述圍繞狀絕緣層圍繞地設置在所述氧化層的所述圍繞區域上且同時接觸所述導電高分子層的末端、所述碳膠層的末端及所述銀膠層的末端。 The solid electrolytic capacitor package structure of claim 1, wherein each of the first stacked capacitors comprises a valve metal foil, an oxide layer completely covering the valve metal foil, and an oxide layer covering the oxide layer. a part of the conductive polymer layer, a carbon glue layer completely covering the conductive polymer layer, and a silver glue layer completely covering the carbon glue layer, wherein each of the first stacked type capacitors comprises a setting a surrounding insulating layer on the outer surface of the oxide layer and surrounding the oxide layer, and a length of the conductive polymer layer of the first stacked capacitor, a length of the carbon adhesive layer, and the silver The length of the adhesive layer is limited by the surrounding insulating layer, wherein the outer surface of the oxide layer has a surrounding area, and the surrounding insulating layer of the first stacked capacitor is disposed around The surrounding region of the oxide layer simultaneously contacts the end of the conductive polymer layer, the end of the carbon glue layer, and the end of the silver paste layer. 一種導電單元,其包括:至少一第一導電端子及至少一與至少一所述第一導電端子彼此分離一預定距離的第二導電端子,其中至少一所述第一導電端子及至少一所述第二導電端子皆連接至一封裝體; 其中,至少一所述第一導電端子具有一被包覆在所述封裝體內的第一內埋部及一連接於所述第一內埋部且裸露在所述封裝體外的第一裸露部,且至少一所述第二導電端子具有一被包覆在所述封裝體內的第二內埋部及一連接於所述第二內埋部且裸露在所述封裝體外的第二裸露部;其中,至少一所述第一導電端子包括一第一核心層及一包覆所述第一核心層的第一包覆層,所述第一核心層具有一從所述第一包覆層裸露而出的第一外露上表面及一從所述第一包覆層裸露而出的第一外露下表面,所述第一外露上表面具有一被所述封裝體所覆蓋的第一上覆蓋區域,且所述第一外露下表面具有一被所述封裝體所覆蓋的第一下覆蓋區域;其中,至少一所述第二導電端子包括一第二核心層及一包覆所述第二核心層的第二包覆層,所述第二核心層具有一從所述第二包覆層裸露而出的第二外露上表面及一從所述第二包覆層裸露而出的第二外露下表面,所述第二外露上表面具有一被所述封裝體所覆蓋的第二上覆蓋區域,且所述第二外露下表面具有一被所述封裝體所覆蓋的第二下覆蓋區域。 A conductive unit comprising: at least one first conductive terminal and at least one second conductive terminal separated from each other by at least one of the first conductive terminals by a predetermined distance, wherein at least one of the first conductive terminals and at least one of the The second conductive terminals are all connected to a package; The at least one first conductive terminal has a first embedded portion encapsulated in the package body and a first exposed portion connected to the first embedded portion and exposed outside the package body. And the at least one second conductive terminal has a second embedded portion encapsulated in the package body and a second exposed portion connected to the second embedded portion and exposed outside the package body; At least one of the first conductive terminals includes a first core layer and a first cladding layer covering the first core layer, the first core layer having a bare side from the first cladding layer a first exposed upper surface and a first exposed lower surface exposed from the first cladding layer, the first exposed upper surface having a first upper coverage area covered by the package body, And the first exposed lower surface has a first lower coverage area covered by the package; wherein at least one of the second conductive terminals comprises a second core layer and a second core layer a second cladding layer, the second core layer having a second cladding a second exposed upper surface exposed and a second exposed lower surface exposed from the second cladding layer, the second exposed upper surface having a second upper cover covered by the package a region, and the second exposed lower surface has a second lower coverage area covered by the package. 如請求項6之導電單元,其中所述第一外露上表面具有一連接於所述第一上覆蓋區域且裸露在所述封裝體外的第一上裸露區域,所述第一外露下表面具有一連接於所述第一下覆蓋區域且裸露在所述封裝體外的第一下裸露區域,所述第二外露上表面具有一連接於所述第二上覆蓋區域且裸露在所述封裝體外的第二上裸露區域,所述第二外露下表面具有一連接於所述第二下覆蓋區域且裸露在所述封裝體外的第二下裸露區域,且所述第一上裸露區域、所述第一下裸露區域、所述第二上裸露區域及所述第二下裸露區域皆通過Sn材料的填補而被完全覆蓋,其中所述第一核心層為Cu或Cu合金,所述第一包覆層包括一為Ni的第一連接層及一為Sn且包覆所述第一連接層的第 一焊接層,且所述第二核心層為Cu或Cu合金,所述第二包覆層包括一為Ni的第二連接層及一為Sn且包覆所述第二連接層的第二焊接層。 The conductive unit of claim 6, wherein the first exposed upper surface has a first upper exposed area connected to the first upper cover area and exposed outside the package, the first exposed lower surface having a a first lower exposed area exposed to the first lower cover area and exposed outside the package, the second exposed upper surface having a first exposed upper cover area and exposed to the outside of the package a second exposed lower surface, the second exposed lower surface has a second lower exposed area connected to the second lower coverage area and exposed outside the package, and the first upper exposed area, the first The lower exposed region, the second upper exposed region and the second lower exposed region are all completely covered by the filling of the Sn material, wherein the first core layer is Cu or a Cu alloy, the first cladding layer The first connecting layer including Ni and the first covering the first connecting layer a solder layer, and the second core layer is Cu or a Cu alloy, the second cladding layer includes a second connection layer of Ni and a second solder which is Sn and covers the second connection layer Floor. 如請求項7之導電單元,其中所述封裝體具有一第一側表面、一背對於所述第一側表面的第二側表面、及一連接於所述第一側表面及所述第二側表面之間的底表面,所述第一外露上表面的所述第一上裸露區域及所述第一外露下表面的所述第一下裸露區域皆連接至所述封裝體的所述第一側表面,且所述第二外露上表面的所述第二上裸露區域及所述第二外露下表面的所述第二下裸露區域皆連接至所述封裝體的所述第二側表面,其中至少一所述第一導電端子的所述第一裸露部沿著所述封裝體的所述第一側表面與所述底表面延伸,且至少一所述第二導電端子的所述第二裸露部沿著所述封裝體的所述第二側表面與所述底表面延伸。 The conductive unit of claim 7, wherein the package has a first side surface, a second side surface facing away from the first side surface, and a first side surface and the second side a bottom surface between the side surfaces, the first upper exposed region of the first exposed upper surface and the first lower exposed region of the first exposed lower surface are all connected to the first portion of the package a side surface, and the second upper exposed area of the second exposed upper surface and the second lower exposed area of the second exposed lower surface are both connected to the second side surface of the package The first exposed portion of at least one of the first conductive terminals extends along the first side surface of the package body and the bottom surface, and the at least one of the second conductive terminals The second exposed portion extends along the second side surface of the package body and the bottom surface. 如請求項6之導電單元,其中所述第一核心層具有一貫穿所述第一核心層且連接於所述第一外露上表面及所述第一外露下表面之間的第一貫穿孔,且所述第二核心層具有一貫穿所述第二核心層且連接於所述第二外露上表面及所述第二外露下表面之間的第二貫穿孔,其中所述第一貫穿孔具有一被所述封裝體所填滿的第一填充部及一連通於所述第一填充部且裸露在所述封裝體外的第一鏤空部,且所述第二貫穿孔具有一被所述封裝體所填滿的第二填充部及一連通於所述第二填充部且裸露在所述封裝體外的第二鏤空部。 The conductive unit of claim 6, wherein the first core layer has a first through hole penetrating the first core layer and connected between the first exposed upper surface and the first exposed lower surface, And the second core layer has a second through hole penetrating the second core layer and connected between the second exposed upper surface and the second exposed lower surface, wherein the first through hole has a first filling portion filled by the package body and a first hollow portion connected to the first filling portion and exposed outside the package body, and the second through hole has a package a second filling portion filled with the body and a second hollow portion connected to the second filling portion and exposed outside the package body. 一種固態電解電容器封裝結構的製作方法,其包括下列步驟:提供至少一第一導電端子及至少一第二導電端子;將多個第一堆疊型電容器依序堆疊在一起且電性連接於至少一所述第一導電端子及至少一所述第二導電端子之間,其中多個所述第一堆疊型電容器設置在至少一所述第一導電端 子的頂端上及至少一所述第二導電端子的頂端上,且每一個所述第一堆疊型電容器具有一第一正極部及一第一負極部;形成一封裝體以完全包覆所述電容單元,其中至少一所述第一導電端子具有一電性連接於所述第一堆疊型電容器的所述第一正極部且被包覆在所述封裝體內的第一內埋部及一連接於所述第一內埋部且裸露在所述封裝體外的第一裸露部,且至少一所述第二導電端子具有一電性連接於所述第一堆疊型電容器的所述第一負極部且被包覆在所述封裝體內的第二內埋部及一連接於所述第二內埋部且裸露在所述封裝體外的第二裸露部;以及彎折所述第一裸露部與所述第二裸露部,以使得所述第一裸露部與所述第二裸露部皆沿著所述封裝體的外表面延伸;其中,至少一所述第一導電端子包括一第一核心層及一包覆所述第一核心層的第一包覆層,所述第一核心層具有一從所述第一包覆層裸露而出的第一外露上表面及一從所述第一包覆層裸露而出的第一外露下表面,所述第一外露上表面具有一被所述封裝體所覆蓋的第一上覆蓋區域,且所述第一外露下表面具有一被所述封裝體所覆蓋的第一下覆蓋區域;其中,至少一所述第二導電端子包括一第二核心層及一包覆所述第二核心層的第二包覆層,所述第二核心層具有一從所述第二包覆層裸露而出的第二外露上表面及一從所述第二包覆層裸露而出的第二外露下表面,所述第二外露上表面具有一被所述封裝體所覆蓋的第二上覆蓋區域,且所述第二外露下表面具有一被所述封裝體所覆蓋的第二下覆蓋區域。 A manufacturing method of a solid electrolytic capacitor package structure, comprising the steps of: providing at least one first conductive terminal and at least one second conductive terminal; stacking a plurality of first stacked capacitors in sequence and electrically connecting to at least one Between the first conductive terminal and the at least one second conductive terminal, wherein a plurality of the first stacked capacitors are disposed on at least one of the first conductive ends And a first positive electrode portion and a first negative electrode portion of each of the first stacked capacitors; forming a package to completely cover the a capacitor unit, wherein at least one of the first conductive terminals has a first embedded portion electrically connected to the first positive portion of the first stacked capacitor and is covered in the package and a connection The first embedded portion is exposed in the first exposed portion outside the package, and at least one of the second conductive terminals has a first negative portion electrically connected to the first stacked capacitor And a second embedded portion covered in the package body and a second exposed portion connected to the second embedded portion and exposed outside the package body; and bending the first exposed portion and the The second exposed portion is configured such that the first exposed portion and the second exposed portion both extend along an outer surface of the package; wherein at least one of the first conductive terminals includes a first core layer and a first cladding layer covering the first core layer, The first core layer has a first exposed upper surface exposed from the first cladding layer and a first exposed lower surface exposed from the first cladding layer, the first exposed upper surface Having a first upper coverage area covered by the package, and the first exposed lower surface has a first lower coverage area covered by the package; wherein at least one of the second conductive terminals a second core layer and a second cladding layer covering the second core layer, the second core layer having a second exposed upper surface exposed from the second cladding layer and a a second exposed lower surface exposed from the second cladding layer, the second exposed upper surface having a second upper coverage area covered by the package, and the second exposed lower surface having a second lower coverage area covered by the package.
TW102138648A 2013-10-25 2013-10-25 Solid electrolytic capacitor package structure and method of manufacturing the same, and conductive unit TWI474354B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW102138648A TWI474354B (en) 2013-10-25 2013-10-25 Solid electrolytic capacitor package structure and method of manufacturing the same, and conductive unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102138648A TWI474354B (en) 2013-10-25 2013-10-25 Solid electrolytic capacitor package structure and method of manufacturing the same, and conductive unit

Publications (2)

Publication Number Publication Date
TWI474354B TWI474354B (en) 2015-02-21
TW201517088A true TW201517088A (en) 2015-05-01

Family

ID=53018637

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102138648A TWI474354B (en) 2013-10-25 2013-10-25 Solid electrolytic capacitor package structure and method of manufacturing the same, and conductive unit

Country Status (1)

Country Link
TW (1) TWI474354B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI609394B (en) * 2015-05-22 2017-12-21 鈺邦科技股份有限公司 Matrix arrangement solid electrolytic capacitor package structure and method of manufacturing the same
TWI624847B (en) * 2015-07-20 2018-05-21 鈺邦科技股份有限公司 Stacked-type solid electrolytic capacitor package structure and method of manufacturing the same
CN105810440A (en) * 2015-10-27 2016-07-27 钰邦电子(无锡)有限公司 Stack type solid electrolytic capacitor packaging structure and manufacturing method thereof
CN105810439A (en) * 2015-10-27 2016-07-27 钰邦电子(无锡)有限公司 Matrix arrangement type stack solid electrolytic capacitor packaging structure and manufacturing method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5788282B2 (en) * 2011-09-29 2015-09-30 Necトーキン株式会社 Solid electrolytic capacitor and manufacturing method thereof
TWM443270U (en) * 2012-07-04 2012-12-11 Apaq Technology Co Ltd Stacked solid electrolytic capacitor package structure

Also Published As

Publication number Publication date
TWI474354B (en) 2015-02-21

Similar Documents

Publication Publication Date Title
TWI404095B (en) Chip solid electrolytic capacitor
JP4454916B2 (en) Solid electrolytic capacitor
WO2005076298A1 (en) Solid electrolytic capacitor
TW200828370A (en) Solid electrolytic capacitor and lead frame thereof
TWI474354B (en) Solid electrolytic capacitor package structure and method of manufacturing the same, and conductive unit
TWI421888B (en) Stacked capacitor with many product pins
TWI478188B (en) Stacked-type solid electrolytic capacitor package structure having a plurality of negative lead pins and method of manufacturing the same
TW200937469A (en) Stacked solid electrolytic capacitor
TWI502611B (en) Solid electrolytic capacitor package structure for decreasing equivalent series resistance and method of manufacturing the same
TWI546835B (en) Solid electrolytic capacitor with improved metallic anode and method for manufacturing the same
TWI624847B (en) Stacked-type solid electrolytic capacitor package structure and method of manufacturing the same
TWI559349B (en) Method for manufacturing solid electrolytic capacitor package structure with improved conductive terminals
TWI674599B (en) Stacked capacitor assembly structure
CN104637688B (en) Solid electrolytic capacitor encapsulating structure and preparation method thereof and conductive unit
US9159490B2 (en) Solid electrolytic capacitor package structure and method of manufacturing the same, and conductive unit
JP2015088718A (en) Tantalum capacitor and method of manufacturing the same
TWI609394B (en) Matrix arrangement solid electrolytic capacitor package structure and method of manufacturing the same
TWI616914B (en) Stacked-type solid electrolytic capacitor package structure and method of manufacturing the same
JP5941080B2 (en) Tantalum capacitor and manufacturing method thereof
TWI445032B (en) Solid capacitor and manufacturing method thereof
TWI833661B (en) Capacitor assembly package structure
CN204215901U (en) The solid electrolytic capacitor of metal anode improvement
TWM452434U (en) Improved stacked type solid electrolytic capacitor package structure
TWI485730B (en) Winding-type solid electrolytic capacitor package structure without using lead frames and method of manufacturing the same
JP2008135424A (en) Chip-type solid electrolytic capacitor