TW201305821A - 控制快閃記憶體介質系統的方法、裝置及固態記憶體件 - Google Patents

控制快閃記憶體介質系統的方法、裝置及固態記憶體件 Download PDF

Info

Publication number
TW201305821A
TW201305821A TW101125550A TW101125550A TW201305821A TW 201305821 A TW201305821 A TW 201305821A TW 101125550 A TW101125550 A TW 101125550A TW 101125550 A TW101125550 A TW 101125550A TW 201305821 A TW201305821 A TW 201305821A
Authority
TW
Taiwan
Prior art keywords
flash memory
context
soft
block
data
Prior art date
Application number
TW101125550A
Other languages
English (en)
Chinese (zh)
Inventor
Vinay A Somanache
Jackson L Ellis
Michael S Hicken
Timothy W Swatosh
Martin S Dell
Pamela S Hempstead
Original Assignee
Lsi Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lsi Corp filed Critical Lsi Corp
Publication of TW201305821A publication Critical patent/TW201305821A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)
  • Microcomputers (AREA)
  • Stored Programmes (AREA)
TW101125550A 2011-07-14 2012-07-16 控制快閃記憶體介質系統的方法、裝置及固態記憶體件 TW201305821A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201161507665P 2011-07-14 2011-07-14
US13/332,849 US8645618B2 (en) 2011-07-14 2011-12-21 Flexible flash commands

Publications (1)

Publication Number Publication Date
TW201305821A true TW201305821A (zh) 2013-02-01

Family

ID=46548249

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101125550A TW201305821A (zh) 2011-07-14 2012-07-16 控制快閃記憶體介質系統的方法、裝置及固態記憶體件

Country Status (6)

Country Link
US (1) US8645618B2 (enExample)
EP (1) EP2546757B1 (enExample)
JP (1) JP5977094B2 (enExample)
KR (1) KR20130009926A (enExample)
CN (1) CN103034454B (enExample)
TW (1) TW201305821A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI467578B (zh) * 2014-01-09 2015-01-01 Phison Electronics Corp 錯誤處理方法、記憶體儲存裝置與記憶體控制電路單元
TWI696078B (zh) * 2017-05-26 2020-06-11 旺宏電子股份有限公司 記憶體裝置及其操作方法
TWI704496B (zh) * 2018-03-29 2020-09-11 日商東芝記憶體股份有限公司 電子機器、電腦系統及其等之控制方法

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10318308B2 (en) * 2012-10-31 2019-06-11 Mobileye Vision Technologies Ltd. Arithmetic logic unit
US9176877B2 (en) * 2013-04-15 2015-11-03 International Business Machines Corporation Provision of early data from a lower level cache memory
US11437094B2 (en) 2015-08-13 2022-09-06 Samsung Electronics Co., Ltd. Nonvolatile memory device, storage device, and operation method of storage device
CN108228493B (zh) 2016-12-21 2019-11-26 深圳市海思半导体有限公司 闪存接口控制器及操作命令处理方法
US10193746B2 (en) * 2016-12-21 2019-01-29 Juniper Networks, Inc. Deadlock avoidance using modified ethernet connectivity fault management signaling
CN109213425B (zh) * 2017-06-30 2023-10-31 北京忆恒创源科技股份有限公司 利用分布式缓存在固态存储设备中处理原子命令
US10802756B1 (en) 2018-07-12 2020-10-13 Seagate Technology Llc Flash queue status polling
CN109656626B (zh) * 2018-12-11 2022-05-17 中国航空工业集团公司西安航空计算技术研究所 一种基于ahb总线sd卡数据自搬运方法及装置
US10795767B2 (en) * 2018-12-26 2020-10-06 M31 Technology Corporation Error correcting system shared by multiple memory devices
CN112328509B (zh) * 2020-11-26 2024-07-16 北京泽石科技有限公司 一种基于硬件实现的用于闪存控制器的快速控制方法
CN114296639B (zh) * 2021-12-10 2024-02-20 深圳大普微电子科技有限公司 命令处理方法及闪存设备
CN117978913B (zh) * 2023-12-18 2025-05-09 大连即时智能科技有限公司 线路未接通原因识别管理方法及装置
CN120353740B (zh) * 2025-06-24 2025-08-26 成都维德青云电子有限公司 基于riscv的数据存储系统及方法、集成电路

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4030072A (en) 1974-12-18 1977-06-14 Xerox Corporation Computer system operation and control
US4776533A (en) 1987-03-20 1988-10-11 The Jepson Burns Corporation Aircraft seat track fitting assembly
JPH0642207B2 (ja) * 1987-04-21 1994-06-01 富士電機株式会社 マルチレベルプログラミング方式
US5438668A (en) 1992-03-31 1995-08-01 Seiko Epson Corporation System and method for extraction, alignment and decoding of CISC instructions into a nano-instruction bucket for execution by a RISC computer
US6735685B1 (en) 1992-09-29 2004-05-11 Seiko Epson Corporation System and method for handling load and/or store operations in a superscalar microprocessor
US5430841A (en) 1992-10-29 1995-07-04 International Business Machines Corporation Context management in a graphics system
FR2708763B1 (fr) * 1993-06-30 2002-04-05 Intel Corp Dispositif de mémoire flash, procédé et circuit de traitement d'un ordre d'utilisateur dans un dispositif de mémoire flash et système d'ordinateur comprenant un dispositif de mémoire flash.
EP1236093A4 (en) * 1999-09-01 2006-07-26 Intel Corp BRANCH COMMAND FOR A PROCESSOR ARCHITECTURE
US8452912B2 (en) 2007-10-11 2013-05-28 Super Talent Electronics, Inc. Flash-memory system with enhanced smart-storage switch and packed meta-data cache for mitigating write amplification by delaying and merging writes until a host read
GB2372348B (en) * 2001-02-20 2003-06-04 Siroyan Ltd Context preservation
JP2004258946A (ja) * 2003-02-26 2004-09-16 Renesas Technology Corp メモリカード
US7277978B2 (en) * 2003-09-16 2007-10-02 Micron Technology, Inc. Runtime flash device detection and configuration for flash data management software
US7817767B2 (en) 2004-12-23 2010-10-19 Rambus Inc. Processor-controlled clock-data recovery
JP5008845B2 (ja) * 2005-09-01 2012-08-22 株式会社日立製作所 ストレージシステムとストレージ装置及びその制御方法
JP2007179669A (ja) * 2005-12-28 2007-07-12 Toshiba Corp メモリシステム
US7702885B2 (en) * 2006-03-02 2010-04-20 Atmel Corporation Firmware extendable commands including a test mode command for a microcontroller-based flash memory controller
GB0606012D0 (en) 2006-03-25 2006-05-03 Zenopia Ltd Data storage
KR100823171B1 (ko) * 2007-02-01 2008-04-18 삼성전자주식회사 파티션된 플래시 변환 계층을 갖는 컴퓨터 시스템 및플래시 변환 계층의 파티션 방법
CN100458751C (zh) * 2007-05-10 2009-02-04 忆正存储技术(深圳)有限公司 并行闪存控制器
US9152496B2 (en) * 2007-12-21 2015-10-06 Cypress Semiconductor Corporation High performance flash channel interface
CN101330760B (zh) 2008-07-11 2013-02-27 华为技术有限公司 通信业务实现方法和网络侧设备
US20100083247A1 (en) 2008-09-26 2010-04-01 Netapp, Inc. System And Method Of Providing Multiple Virtual Machines With Shared Access To Non-Volatile Solid-State Memory Using RDMA
US8296480B2 (en) 2009-11-30 2012-10-23 Lsi Corporation Context execution in a media controller architecture

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI467578B (zh) * 2014-01-09 2015-01-01 Phison Electronics Corp 錯誤處理方法、記憶體儲存裝置與記憶體控制電路單元
TWI696078B (zh) * 2017-05-26 2020-06-11 旺宏電子股份有限公司 記憶體裝置及其操作方法
TWI704496B (zh) * 2018-03-29 2020-09-11 日商東芝記憶體股份有限公司 電子機器、電腦系統及其等之控制方法
US10891061B2 (en) 2018-03-29 2021-01-12 Toshiba Memory Corporation Electronic device, computer system, and control method
US11520496B2 (en) 2018-03-29 2022-12-06 Kioxia Corporation Electronic device, computer system, and control method

Also Published As

Publication number Publication date
KR20130009926A (ko) 2013-01-24
EP2546757A2 (en) 2013-01-16
US8645618B2 (en) 2014-02-04
CN103034454B (zh) 2015-08-26
US20130019050A1 (en) 2013-01-17
EP2546757B1 (en) 2015-06-24
EP2546757A3 (en) 2013-10-23
CN103034454A (zh) 2013-04-10
JP5977094B2 (ja) 2016-08-24
JP2013025792A (ja) 2013-02-04

Similar Documents

Publication Publication Date Title
TW201305821A (zh) 控制快閃記憶體介質系統的方法、裝置及固態記憶體件
EP2546755A2 (en) Flash controller hardware architecture for flash devices
US8806112B2 (en) Meta data handling within a flash media controller
US10942737B2 (en) Method, device and system for control signalling in a data path module of a data stream processing engine
TWI278755B (en) An apparatus and method for high performance volatile disk drive memory access using an integrated DMA engine
US7523228B2 (en) Method for performing a direct memory access block move in a direct memory access device
TW201303870A (zh) 利用快閃記憶體介面的方法及裝置
US9405552B2 (en) Method, device and system for controlling execution of an instruction sequence in a data stream accelerator
CN113468097B (zh) 基于片上系统的数据交换方法
JPH11175454A (ja) 自動直接メモリ・アクセス機能を備えたコンピュータ・システム
WO2015187824A1 (en) Command trapping in an input/output virtualization (iov) host controller (hc) (iov-hc) of a flash-memory-based storage device
JP2009510543A (ja) Ｄｍａタスクの実行を制御するためのデバイスおよび方法
CN101040272A (zh) 支持突发读写操作的处理装置
US9830154B2 (en) Method, apparatus and system for data stream processing with a programmable accelerator
CN116594805A (zh) 用于设备中复制目的地原子性的系统、方法和装置
US20120303840A1 (en) Dma data transfer mechanism to reduce system latencies and improve performance
JPH06231085A (ja) 内蔵レジスタアクセス制御方式