TW201013776A - A manufacturing method of a semiconductor device - Google Patents
A manufacturing method of a semiconductor device Download PDFInfo
- Publication number
- TW201013776A TW201013776A TW098122555A TW98122555A TW201013776A TW 201013776 A TW201013776 A TW 201013776A TW 098122555 A TW098122555 A TW 098122555A TW 98122555 A TW98122555 A TW 98122555A TW 201013776 A TW201013776 A TW 201013776A
- Authority
- TW
- Taiwan
- Prior art keywords
- gas
- semiconductor device
- layer
- manufacturing
- wiring layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05557—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008175720A JP2010016233A (ja) | 2008-07-04 | 2008-07-04 | 半導体装置の製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW201013776A true TW201013776A (en) | 2010-04-01 |
Family
ID=41702053
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW098122555A TW201013776A (en) | 2008-07-04 | 2009-07-03 | A manufacturing method of a semiconductor device |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP2010016233A (enExample) |
| KR (1) | KR101049383B1 (enExample) |
| TW (1) | TW201013776A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI794238B (zh) * | 2017-07-13 | 2023-03-01 | 荷蘭商Asm智慧財產控股公司 | 於單一加工腔室中自半導體膜移除氧化物及碳之裝置及方法 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015146023A1 (ja) * | 2014-03-25 | 2015-10-01 | 株式会社Joled | エッチング方法、および、これを用いた有機el表示パネルの製造方法 |
| JP2016122801A (ja) * | 2014-12-25 | 2016-07-07 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100805695B1 (ko) * | 2005-08-17 | 2008-02-21 | 주식회사 하이닉스반도체 | 메탈퓨즈를 구비한 반도체소자의 제조 방법 |
| KR20070105827A (ko) * | 2006-04-27 | 2007-10-31 | 주식회사 하이닉스반도체 | 리페어 퓨즈를 구비한 반도체 소자의 제조 방법 |
-
2008
- 2008-07-04 JP JP2008175720A patent/JP2010016233A/ja not_active Withdrawn
-
2009
- 2009-07-02 KR KR1020090060270A patent/KR101049383B1/ko not_active Expired - Fee Related
- 2009-07-03 TW TW098122555A patent/TW201013776A/zh unknown
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI794238B (zh) * | 2017-07-13 | 2023-03-01 | 荷蘭商Asm智慧財產控股公司 | 於單一加工腔室中自半導體膜移除氧化物及碳之裝置及方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR101049383B1 (ko) | 2011-07-14 |
| JP2010016233A (ja) | 2010-01-21 |
| KR20100004879A (ko) | 2010-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI252529B (en) | Ozone vapor clean method | |
| TW201126593A (en) | Method and apparatus for pattern collapse free wet processing of semiconductor devices | |
| US8021565B2 (en) | Surface treatment method, etching method, and method for manufacturing electronic device | |
| TWI456702B (zh) | 具有埋入式字元線的dram結構及其製造方法與ic結構及其製造方法 | |
| US10998304B2 (en) | Conductive line patterning | |
| JP2007110112A5 (enExample) | ||
| TW201142984A (en) | Method for forming contact holes in semiconductor device | |
| TWI362692B (en) | Method for promoting a semiconductor lithography resolution | |
| TW201013776A (en) | A manufacturing method of a semiconductor device | |
| TW200532394A (en) | Method for creating a pattern in a material and semiconductor structure processed therewith | |
| TW201140751A (en) | Through silicon via lithographic alignment and registration | |
| TWI297910B (en) | Method for forming a resist protect layer | |
| CN103681462B (zh) | 一种半导体器件的制造方法 | |
| TWI255502B (en) | Method for preparing structure with high aspect ratio | |
| CN107591399A (zh) | 半导体结构及其形成方法 | |
| US20130260563A1 (en) | Mask Treatment for Double Patterning Design | |
| TWI550718B (zh) | 半導體裝置,接觸之形成方法 | |
| TW582072B (en) | Method for fabrication semiconductor device | |
| JP2010016233A5 (enExample) | ||
| CN114373673A (zh) | 一种半导体结构的制备方法 | |
| TW488017B (en) | Semiconductor manufacture method of black silicon removal | |
| CN109950136B (zh) | 一种改善氮掺杂碳化物堆叠后的清洁产生水痕的方法 | |
| KR100815951B1 (ko) | 에스티아이의 트랜치 프로파일 개선 방법 | |
| CN100527403C (zh) | 一种晶片金属引线及其制作方法 | |
| CN109994371B (zh) | 一种改善氮掺杂碳化物堆叠后的清洁产生水痕的方法 |