TW200714908A - Method and apparatus for determining stuck-at fault locations in cell chains using scan chains - Google Patents

Method and apparatus for determining stuck-at fault locations in cell chains using scan chains

Info

Publication number
TW200714908A
TW200714908A TW095123277A TW95123277A TW200714908A TW 200714908 A TW200714908 A TW 200714908A TW 095123277 A TW095123277 A TW 095123277A TW 95123277 A TW95123277 A TW 95123277A TW 200714908 A TW200714908 A TW 200714908A
Authority
TW
Taiwan
Prior art keywords
chains
cell
scan chain
scan
chain
Prior art date
Application number
TW095123277A
Other languages
English (en)
Inventor
Alexandre Depoorter
Fabrice Picot
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of TW200714908A publication Critical patent/TW200714908A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Tests Of Electronic Circuits (AREA)
TW095123277A 2005-07-01 2006-06-28 Method and apparatus for determining stuck-at fault locations in cell chains using scan chains TW200714908A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0507050A FR2888014B1 (fr) 2005-07-01 2005-07-01 Procede et dispositif pour determiner l'emplacement de defauts de collage dans des chaines de cellules utilisant des chaines de test
US11/207,082 US7392448B2 (en) 2005-07-01 2005-08-17 Method and apparatus for determining stuck-at fault locations in cell chains using scan chains

Publications (1)

Publication Number Publication Date
TW200714908A true TW200714908A (en) 2007-04-16

Family

ID=36090886

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095123277A TW200714908A (en) 2005-07-01 2006-06-28 Method and apparatus for determining stuck-at fault locations in cell chains using scan chains

Country Status (3)

Country Link
US (1) US7392448B2 (zh)
FR (1) FR2888014B1 (zh)
TW (1) TW200714908A (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI403745B (zh) * 2009-01-17 2013-08-01 Univ Nat Taiwan 非同步掃描鍊電路

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008117372A (ja) * 2006-10-13 2008-05-22 Nec Electronics Corp 半導体集積回路およびその制御方法
US8261142B2 (en) * 2007-03-04 2012-09-04 Mentor Graphics Corporation Generating test sets for diagnosing scan chain failures
US8316265B2 (en) 2007-03-04 2012-11-20 Mentor Graphics Corporation Test pattern generation for diagnosing scan chain failures
US7755960B2 (en) * 2007-12-17 2010-07-13 Stmicroelectronics Sa Memory including a performance test circuit
US8566657B2 (en) 2011-04-26 2013-10-22 Taiwan Semiconductor Manufacturing Co., Ltd. Circuit and method for diagnosing scan chain failures
US9274171B1 (en) 2014-11-12 2016-03-01 International Business Machines Corporation Customer-transparent logic redundancy for improved yield

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5903466A (en) 1995-12-29 1999-05-11 Synopsys, Inc. Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design
US6157210A (en) 1997-10-16 2000-12-05 Altera Corporation Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits
US6158032A (en) * 1998-03-27 2000-12-05 International Business Machines Corporation Data processing system, circuit arrangement and program product including multi-path scan interface and methods thereof
US6526562B1 (en) 1999-05-10 2003-02-25 Analog Devices, Inc. Methods for developing an integrated circuit chip design
US6430718B1 (en) * 1999-08-30 2002-08-06 Cypress Semiconductor Corp. Architecture, circuitry and method for testing one or more integrated circuits and/or receiving test information therefrom
US6587981B1 (en) 1999-11-29 2003-07-01 Agilent Technologies, Inc. Integrated circuit with scan test structure
US6453436B1 (en) 1999-12-28 2002-09-17 International Business Machines Corporation Method and apparatus for improving transition fault testability of semiconductor chips
US6490702B1 (en) 1999-12-28 2002-12-03 International Business Machines Corporation Scan structure for improving transition fault coverage and scan diagnostics
US6539536B1 (en) 2000-02-02 2003-03-25 Synopsys, Inc. Electronic design automation system and methods utilizing groups of multiple cells having loop-back connections for modeling port electrical characteristics
US6536007B1 (en) 2000-06-30 2003-03-18 Intel Corporation Models and technique for automated fault isolation of open defects in logic
US6694454B1 (en) 2000-06-30 2004-02-17 International Business Machines Corporation Stuck and transient fault diagnostic system
US6546526B2 (en) 2001-01-19 2003-04-08 Springsoft, Inc. Active trace debugging for hardware description languages
US6957403B2 (en) 2001-03-30 2005-10-18 Syntest Technologies, Inc. Computer-aided design system to automate scan synthesis at register-transfer level
DE10116746A1 (de) * 2001-04-04 2002-10-17 Infineon Technologies Ag Datenverarbeitungsschaltung
US6701476B2 (en) * 2001-05-29 2004-03-02 Motorola, Inc. Test access mechanism for supporting a configurable built-in self-test circuit and method thereof
JP2003014819A (ja) * 2001-07-03 2003-01-15 Matsushita Electric Ind Co Ltd 半導体配線基板，半導体デバイス，半導体デバイスのテスト方法及びその実装方法
US7308631B2 (en) * 2002-09-13 2007-12-11 Arm Limited Wrapper serial scan chain functional segmentation
US7139950B2 (en) * 2004-01-28 2006-11-21 International Business Machines Corporation Segmented scan chains with dynamic reconfigurations
KR20050078704A (ko) * 2004-01-31 2005-08-08 삼성전자주식회사 스캔 베이스 ａｔｐｇ 테스트회로, 테스트방법 및 스캔체인 재배열방법
JP2006329876A (ja) * 2005-05-27 2006-12-07 Nec Electronics Corp 半導体集積回路及びそのテスト方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI403745B (zh) * 2009-01-17 2013-08-01 Univ Nat Taiwan 非同步掃描鍊電路

Also Published As

Publication number Publication date
US7392448B2 (en) 2008-06-24
FR2888014A1 (fr) 2007-01-05
FR2888014B1 (fr) 2007-09-21
US20070022340A1 (en) 2007-01-25

Similar Documents

Publication Publication Date Title
WO2010047883A3 (en) Fully x-tolerant, very high scan compression scan test systems and techniques
WO2006138488A3 (en) Reduced-pin-count-testing architectures for applying test patterns
AU2003222078A1 (en) Method and apparatus for unifying self-test with scan-test during prototype debug and production test
WO2007140366A3 (en) Testing components of i/o paths of an integrated circuit
WO2004040324A3 (en) A method of and apparatus for testing for integrated circuit contact defects
ATE532133T1 (de) Komprimieren von testantworten unter verwendung eines kompaktors
WO2004102803A3 (en) A scalable scan-path test point insertion technique
MY148615A (en) Methods and apparatus for estimating a position of a stuck-at defect in a scan chain of a device under test
SG116567A1 (en) Test structure embedded in a shipping and handlingcover for integrated circuit sockets and method f or testing integrated circuit sockets and circuit assemblies utilizing same.
TW200723287A (en) Testing apparatus and testing method
TW200516263A (en) Methods and apparatus for diagnosing defect locations in electrical paths of connections of circuit assemblies
MY124258A (en) Method of testing electronic components and testing apparatus for electronic components
TWI368740B (en) Probe card,method of making the same and test environment for testing integrated circuits
TW200506403A (en) Testing apparatus
WO2005119279A3 (en) Method and apparatus for multi-level scan compression
TW200722772A (en) System-on-a-chip pipeline tester and method
TW200714908A (en) Method and apparatus for determining stuck-at fault locations in cell chains using scan chains
TW200719014A (en) Inspection method and apparatus for FPD
EP1729448A3 (en) Method and apparatus for test pattern generation
TW200502563A (en) A system and method for performing scan test with single scan clock
TWI315405B (en) Aparatus and methods for testing integrated circuit and methods for making tester
TW200619655A (en) Improved printed circuit board development cycle using probe location automation and bead probe technology
TW200716998A (en) Method and apparatus for eliminating automated testing equipment index time
WO2007005446A3 (en) Method and apparatus for determining stuck-at fault locations in cell chains using scan chains
TW200624843A (en) Automatic fault-testing of logic blocks using internal at-speed logic-BIST