TW200525639A - Manufacturing method of shallow trench isolation structure - Google Patents

Manufacturing method of shallow trench isolation structure Download PDF

Info

Publication number
TW200525639A
TW200525639A TW93101487A TW93101487A TW200525639A TW 200525639 A TW200525639 A TW 200525639A TW 93101487 A TW93101487 A TW 93101487A TW 93101487 A TW93101487 A TW 93101487A TW 200525639 A TW200525639 A TW 200525639A
Authority
TW
Taiwan
Prior art keywords
layer
stage process
isolation structure
manufacturing
shallow trench
Prior art date
Application number
TW93101487A
Other languages
Chinese (zh)
Other versions
TWI224819B (en
Inventor
Neng-Kuo Chen
Teng-Chun Tsai
Hsiu-Chuan Chu
Chih-An Huang
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW93101487A priority Critical patent/TWI224819B/en
Application granted granted Critical
Publication of TWI224819B publication Critical patent/TWI224819B/en
Publication of TW200525639A publication Critical patent/TW200525639A/en

Links

Landscapes

  • Element Separation (AREA)

Abstract

A manufacturing method of shallow trench isolation (STI) structure is described. A substrate is provided, wherein a patterned pad oxide layer and a mask layer are formed on the substrate, and at least a trench is formed in the substrate, wherein the trench is formed by exposing a portion of the pad oxide layer and the mask layer. Then, a liner layer on a surface of the trench is formed. A high density plasma chemical vapor deposition (HDP-CVD) process is performed to form an isolation layer on the substrate and over the trench, wherein the trench is at least filled with the isolation layer. The HDP-CVD process includes a first stage process and a second stage process. The bias power of the second stage process is larger than the bias power of the first stage process. Thereafter, the isolation layer over the trench, the mask layer and the pad oxide layer are removed sequentially.

Description

200525639 五、發明說明(1) 【發明所屬之技術領域】 本發明是有關於一種半導體製程,且特別是有關於一 種淺溝渠隔離結構的製造方法。 【先前技術】 在半導體元件之積集度日趨緊密的今日,元件之間的 隔離變得十分重要,為防止相鄰的元件發生短路,通常會 在其間加入隔離層。此隔離層之製作,在傳統上,較普遍 的技術係為區域局部氧化法(L0C0S),此方法能夠以較低 的成本’獲得信賴度高且有效之元件隔離結構。然而,區 域局部氧化法仍具有多項缺點,包括由應力之產生所衍生 出之相關問題,以及L0C0S場隔離結構之周圍鳥嘴區 (Bird’ s Beak)的形成等。其中,鳥嘴區之形成對元件積 集度之提升是最不利的。有鑑於此,係發展出其他之元件 方法。現今較常使用的方法之一,係為淺溝渠隔離結 構製程。 、、第1A圖至第ic圖是繪示習知一種淺溝渠隔離結構之製 造流程剖面示意圖。請參照第1 A圖,提供依序形成有墊氧 化層(Pad 〇xide Layer)102 罩幕層(Mask Layer)1〇4 的基 底100 ’其中罩幕層l〇4係由氮化石夕層101與氧化石夕層l〇3所 構成。接著,蝕刻罩幕層104、墊氧化層1〇2與基底1〇(), 以形成溝渠1 〇 6。 接者,凊參照第1 B圖,進行熱氧化製程,以於溝渠 106之表面上形成氧化矽襯層(Liner 〇xide Layer;)1()8\ 之後,於基底1 0 0上沉積一層至少填滿溝渠丨〇 6之氧化矽絕200525639 V. Description of the invention (1) [Technical field to which the invention belongs] The present invention relates to a semiconductor process, and more particularly to a method for manufacturing a shallow trench isolation structure. [Previous technology] Today, as the accumulation of semiconductor components is getting closer, isolation between components has become very important. In order to prevent short-circuits between adjacent components, an isolation layer is usually added between them. The production of this isolation layer has traditionally been performed by a local oxidation method (LOC0S). This method can obtain a highly reliable and effective element isolation structure at a lower cost. However, the regional partial oxidation method still has many disadvantages, including the related problems derived from the generation of stress, and the formation of the bird's beak area around the LOC0S field isolation structure. Among them, the formation of the bird's beak area is the most detrimental to the improvement of component accumulation. In view of this, other component methods have been developed. One of the more commonly used methods today is a shallow trench isolation structure process. Figures 1A to ic are schematic cross-sectional views showing the manufacturing process of a conventional shallow trench isolation structure. Please refer to FIG. 1A, and provide a substrate 100 in which a pad oxide layer 102 and a mask layer 104 are sequentially formed, wherein the mask layer 104 is composed of a nitride nitride layer 101 And oxide stone Xi layer 103. Next, the mask layer 104, the pad oxide layer 102, and the substrate 10 () are etched to form a trench 106. Then, referring to FIG. 1B, a thermal oxidation process is performed to form a silicon oxide liner (Liner 0xide Layer;) 1 () 8 on the surface of the trench 106, and then deposit at least one layer on the substrate 100. Filling the trench

200525639 _;___ 五、發明說明(2) 緣層1 1 0。 然後,請參照第1 c圖,以氮化矽層1 0 1為研磨終止 層’進行化學機械研磨(Chemical Mechanical Polishing, CMP)製程,以移除溝渠丨〇6以外之絕緣層丨ι〇 與氧化石夕層1 〇 3,而形成絕緣層1 1 〇 a。繼之,進行濕式# 刻製程,以移除罩幕層1 〇 4與墊氧化層1 0 2。 然而’在移除罩幕層104與墊氧化層102的過程中,濕 式蝕刻製程所使用之蝕刻液會侵蝕絕緣層1 1 〇 a,而造成溝 渠1 06之邊角處凹陷(Divot) 1 1 2。此凹陷1 1 2會累積電荷, 繼之在積體電路中造成元件之次啟始漏電流 (Sub-Threshold Leakage Current),而造成所謂的頸結 效應(Kink Effect)或是閘極誘導汲極漏電(Gate Induced Drain Leakage,GIDL)效應,進而使得元件的可靠度與良 率降低。 雖然目前係發展出數種能夠解決上述之凹陷問題的方 法,其例如是利用回蝕刻,以使罩幕層内縮 · (Pull-Back),來避免上述問題的發生。或是利用襯層之 形成,來修補因姓刻溝渠所造成的缺陷,並且同時使該處 之應力獲得釋放,以改善上述的問題。然而,隨著元件尺 寸愈來愈小,以及元件特性規格日趨嚴格,上述之補救方 式已無法滿足未來產品的需求。因此,如何有效地改善上 述之凹陷的問題,並且避免元件漏電,已成為90及90次奈 米(Sub - 90nm Technology Node)製程中,重要的製程能力 指標之一。200525639 _; ___ V. Description of the invention (2) Marginal layer 1 1 0. Then, referring to FIG. 1c, a chemical mechanical polishing (CMP) process is performed using the silicon nitride layer 101 as a polishing stop layer to remove the insulating layer other than the trench 〇〇〇 The oxidized stone layer 1 0 3 forms an insulating layer 1 1 0 a. Then, a wet # engraving process is performed to remove the mask layer 104 and the pad oxide layer 102. However, in the process of removing the mask layer 104 and the pad oxide layer 102, the etching solution used in the wet etching process will attack the insulating layer 1 1 〇a, and cause the corners of the trench 1 06 to be dimpled 1 1 2. This depression 1 1 2 will accumulate charge, and then cause the sub-threshold leakage current of the component in the integrated circuit, which will cause the so-called Kink effect or gate-induced drain The leakage (Gate Induced Drain Leakage, GIDL) effect reduces the reliability and yield of the device. Although several methods have been developed to solve the above-mentioned depression problem, for example, etch-back is used to shrink the mask layer (Pull-Back) to avoid the above problems. Or use the formation of the liner to repair the defects caused by the trenches, and at the same time release the stress there to improve the above problems. However, as component sizes become smaller and component characteristics become more stringent, the above remedies cannot meet future product requirements. Therefore, how to effectively improve the above-mentioned sag problem and avoid leakage of components has become one of the important process capability indicators in 90- and 90-nm (Sub-90nm Technology Node) processes.

12335twf.ptd 第9頁 200525639__ 五、發明說明(3) 【發明内容】 有鑑於此,本發明的目的就是在提供一種淺溝渠隔離 結構的製造方法,以解決在習知製程中,易於溝渠邊角處 產生凹陷的問題。 本發明的再一目的是提供一種淺溝渠隔離結構的製造 方法,以使得所填入之絕緣層具有較佳之緻密度。 本發明提出一種淺溝渠隔離結構的製造方法,此方法 係先提供基底,且此基底上係已形成有圖案化之墊氧化層 與罩幕層,以及於此基底中係已形成有至少一溝渠,而且 此墊氧化層與此罩幕層係暴露出此溝渠。之後,於溝渠的 表面上形成襯層。接著,進行高密度電漿化學氣相沈積 (High Density Plasma Chemical Vapor Deposition , H D P - C V D )製程,以於基底上形成至少填滿溝渠之絕緣層。 其中,此高密度電漿化學氣相沈積製程包括第一階段製程 以及第二階段製程,且此第二階段製程的偏壓射頻功率大 於此第一階段製程的偏壓射頻功率,而且其沈積/蝕刻比 小於第一階段製程的沈積/蝕刻比。之後,移除溝渠以外 之絕緣層。繼之,移除罩幕層。然後,移除墊氧化層。 本發明提出一種淺溝渠隔離結構的製造方法,此方法 係先提供基底,且此基底上係已形成有圖案化之墊氧化層 與罩幕層,以及於此基底中係已形成有至少一溝渠,而且 此墊氧化層與此罩幕層係暴露出此溝渠。然後,對罩幕層 進行回蝕刻製程,以使此罩幕層内縮移(P u 1 1 - B a c k )。之 後,於溝渠的表面上形成襯層。接著,進行高密度電漿化12335twf.ptd Page 9 200525639__ V. Description of the invention (3) [Summary of the invention] In view of this, the purpose of the present invention is to provide a method for manufacturing a shallow trench isolation structure in order to solve the problem of easy trench corners in the conventional process There is a problem of dents everywhere. Another object of the present invention is to provide a method for manufacturing a shallow trench isolation structure so that the filled insulating layer has a better density. The invention provides a method for manufacturing a shallow trench isolation structure. This method first provides a substrate, and a patterned pad oxide layer and a mask layer have been formed on the substrate, and at least one trench has been formed in the substrate. And the oxide layer of the pad and the cover layer expose the trench. After that, a lining layer is formed on the surface of the trench. Next, a high density plasma chemical vapor deposition (High Density Plasma Chemical Vapor Deposition, H D P-C V D) process is performed to form an insulating layer at least filling the trenches on the substrate. The high-density plasma chemical vapor deposition process includes a first-stage process and a second-stage process. The bias RF power of the second-stage process is greater than the bias RF power of the first-stage process. The etch ratio is smaller than the deposition / etch ratio of the first stage process. After that, remove the insulation outside the trench. Then, the mask layer is removed. Then, the pad oxide layer is removed. The invention provides a method for manufacturing a shallow trench isolation structure. This method first provides a substrate, and a patterned pad oxide layer and a mask layer have been formed on the substrate, and at least one trench has been formed in the substrate. And the oxide layer of the pad and the cover layer expose the trench. Then, an etch-back process is performed on the mask layer to shrink the mask layer (P u 1 1-B a c k). After that, a lining layer is formed on the surface of the trench. Next, high density plasma

12335twf.ptd 第10頁 200525639 五、發明說明(4) 學氣相沈積製程,以於基底上形成至少填滿溝渠之絕緣 層。其中,此高密度電漿化學氣相沈積製程包括第一階段 製程以及第二階段製程,且此第二階段製程的偏壓射頻功 率大於此第一階段製程的偏壓射頻功率,而且其沈積/蝕 刻比小於第一階段製程的沈積/蝕刻比。之後,移除溝渠 以外之絕緣層。繼之,移除罩幕層。然後,移除墊氧化 層。 由於本發明之淺溝渠隔離結構的製造方法,在進行第 二階段之高密度電漿化學氣相沈積製程時,其偏壓射頻功 率大於第一階段製程的偏壓射頻功率,以及/或是其沈積/ 蝕刻比小於第一階段製程的沈積/蝕刻比,因此所填入之 絕緣層具有較佳的緻密度。而且,由於所填入之絕緣層其 品質較佳,因此,因移除罩幕層與墊氧化層而於溝渠邊角 所產生之凹陷程度較為輕微,甚至不會產生凹陷。 為讓本發明之上述和其他目的、特徵、和優點能更明 顯易懂,下文特舉一較佳實施例,並配合所附圖式,作‘詳 細說明如下: 【實施方式】 第2 A圖至第2 F圖所示,其繪示依照本發明一較佳實施 例的一種淺溝渠隔離結構之製造流程剖面示意圖。 請參照第2 A圖,本發明之淺溝渠隔離結構的製造方法 係先提供基底2 0 0。然後,於基底2 0 0上依序形成全面性的 墊氧化層202與罩幕層204。其中,墊氧化層202的材質例 如是氧化矽,而其形成方法例如是進行熱氧化製程,而形12335twf.ptd Page 10 200525639 V. Description of the invention (4) Learn the vapor deposition process to form an insulating layer on the substrate that at least fills the trenches. The high-density plasma chemical vapor deposition process includes a first-stage process and a second-stage process. The bias RF power of the second-stage process is greater than the bias RF power of the first-stage process. The etch ratio is smaller than the deposition / etch ratio of the first stage process. After that, remove the insulation outside the trench. Then, the mask layer is removed. Then, remove the pad oxide. Due to the manufacturing method of the shallow trench isolation structure of the present invention, the bias RF power of the high-density plasma chemical vapor deposition process in the second stage is greater than the bias RF power of the first stage process, and / or The deposition / etching ratio is smaller than the deposition / etching ratio of the first stage process, so the filled insulating layer has a better density. Moreover, due to the better quality of the filled insulating layer, the degree of depression at the corners of the ditch due to the removal of the mask layer and the pad oxide layer is slight, and no depression will even occur. In order to make the above and other objects, features, and advantages of the present invention more comprehensible, a preferred embodiment is given below in conjunction with the accompanying drawings to make a detailed description as follows: [Embodiment] Figure 2A As shown in FIG. 2F, it is a schematic cross-sectional view illustrating a manufacturing process of a shallow trench isolation structure according to a preferred embodiment of the present invention. Referring to FIG. 2A, a method for manufacturing a shallow trench isolation structure according to the present invention is to first provide a substrate 200. Then, a comprehensive pad oxide layer 202 and a mask layer 204 are sequentially formed on the substrate 200. The material of the pad oxide layer 202 is, for example, silicon oxide, and the method for forming the pad oxide layer 202 is, for example, a thermal oxidation process.

12335twf.ptd 第11頁 200525639 五、發明說明(5) 成之。另外,在本實施例中,罩幕層2 0 4係由下層之氮化 石夕層201與上層之氧化石夕層203所構成。其中,氮化石夕層 2 0 1的形成方法例如是進行化學氣相沉積製程,而形成 之。此外,氧化矽層2 0 3的形成方法例如是利用四乙基矽 酸酯(Tetra-Ethyl-Ortho-Silicate,TEOS)來進行化學氣 相沈積製程,而於氮化矽層2 0 1上形成之。另外,在另一 較佳實施例中,罩幕層2 0 4例如是僅由氮化矽層2 0 1所構 成。 接著,請參照第2 B圖,圖案化氧化矽層2 0 3、氮化矽 層201與墊氧化層202,以暴露出預定形成溝渠處之基底 2 0 0表面。然後,以圖案化之氧化矽層2 0 3、氮化矽層2 0 1 與墊氧化層2 0 2為蝕刻罩幕,蝕刻基底2 0 0,以形成溝渠 2 0 8 ° 之後,請繼續參照第2 B圖,於溝渠2 0 8的表面上形成 襯層2 1 0。其中,襯層2 1 0的材質例如是氧化矽,而其形成 方法例如是進行熱氧化製程,而形成之。值得一提的是, 於此所形成之襯層2 1 0可以使得溝渠2 0 8之邊角圓化,進而 使得應力能夠獲得釋放。此外,所形成之襯層2 1 0還能夠 修補在上述蝕刻溝渠2 0 8的蝕刻製程中,對基底2 0 0所造成 之損傷。 接著,請參照第2 C圖,進行高密度電漿化學氣相沈積 製程之第一階段製程,以形成絕緣保護層2 1 2,且絕緣保 護層2 1 2係覆蓋住基底2 0 0上已形成之結構。其中,絕緣保 護層2 1 2的材質例如是氧化矽。此外,高密度電漿化學氣12335twf.ptd Page 11 200525639 V. Description of Invention (5) Completed. In addition, in this embodiment, the mask layer 204 is composed of a lower nitride oxide layer 201 and an upper oxide oxide layer 203. The method for forming the nitrided stone layer 201 is, for example, a chemical vapor deposition process. In addition, the method for forming the silicon oxide layer 203 is, for example, using a tetraethyl silicate (Tetra-Ethyl-Ortho-Silicate, TEOS) to perform a chemical vapor deposition process, and forming the silicon nitride layer on the silicon nitride layer 201. Of it. In addition, in another preferred embodiment, the mask layer 204 is composed of, for example, only a silicon nitride layer 201. Next, referring to FIG. 2B, the silicon oxide layer 203, the silicon nitride layer 201, and the pad oxide layer 202 are patterned to expose the surface of the substrate 2000 where the trench is to be formed. Then, the patterned silicon oxide layer 2 3, the silicon nitride layer 2 0 1 and the pad oxide layer 2 2 are used as an etching mask, and the substrate 2 0 is etched to form a trench 2 0 8 °. Please continue to refer to In Fig. 2B, a lining layer 2 1 0 is formed on the surface of the trench 208. Among them, the material of the backing layer 2 10 is, for example, silicon oxide, and the formation method is, for example, a thermal oxidation process. It is worth mentioning that the lining layer 2 10 formed here can round the corners of the trench 208, so that the stress can be released. In addition, the formed lining layer 2 0 can also repair the damage to the substrate 2 0 in the etching process of the etching trench 208 described above. Next, referring to Figure 2C, the first stage of the high-density plasma chemical vapor deposition process is performed to form an insulating protective layer 2 1 2, and the insulating protective layer 2 1 2 covers the substrate 2 0 0 The resulting structure. The material of the insulating protection layer 2 1 2 is, for example, silicon oxide. In addition, high-density plasma chemical gas

12335twf.ptd 第12頁 200525639 五、發明說明(6) 相沈積製程之偏壓射頻功率例如是小於2 5 0 0瓦,其較佳例 如是介於9 0 0至2 5 0 0瓦。另外,沈積/蝕刻比例如是大於 1 0,其較佳例如是介於1 0至2 0之間。 值得一提的是,此高密度電漿化學氣相沈積製程之所 使用之偏壓射頻功率係用以控制電漿方向性,並提供轟擊 (Bombardment ),而使得高密度電漿化學氣相沈積機台同 時具有沈積和蝕刻效果。而且,利用此高密度電漿化學氣 相沈積製程所形成之絕緣保護層2 1 2,可以覆蓋住基底2 0 0 上已形成之結構,如此可以避免這些結構遭受後續之第二 階段的高密度電漿化學氣相沈積製程的損傷。 接著,請參照第2 D圖,進行高密度電漿化學氣相沈積 製程之第二階段製程,以於基底2 0 0上形成至少填滿溝渠 2 0 8之絕緣層2 1 4。其中,絕緣層2 1 4的材質例如是與絕緣 保護層2 1 2相同,其例如是氧化矽。此外,高密度電漿化 學氣相沈積製程之偏壓射頻功率例如是大於2 5 0 0瓦,其較 佳例如是介於2 5 0 0至3 3 0 0瓦。另外,沈積/蝕刻比例如是 小於1 0,其較佳例如是介於5至1 0之間。 同樣地,在此所進行之高密度電漿化學氣相沈積製 程,其所使用之偏壓射頻功率係用以控制電漿方向性,並 提供轟擊,而使得高密度電漿化學氣相沈積機台同時具有 沈積和蝕刻效果。而且,由於第二階段製程所使用之偏壓 射頻功率大於第一階段製程的偏壓射頻功率,且其沈積/ 蝕刻比小於第一階段製程的沈積/蝕刻比,因此其轟擊效 果會大於第一階段製程之轟擊效果,進而使得所沈積之絕12335twf.ptd Page 12 200525639 V. Description of the invention (6) The bias RF power of the phase deposition process is, for example, less than 2 500 watts, and the preferred example is between 900 and 2 500 watts. In addition, the deposition / etching ratio is, for example, greater than 10, and it is preferably, for example, between 10 and 20. It is worth mentioning that the bias RF power used in this high-density plasma chemical vapor deposition process is to control the directionality of the plasma and provide bombardment, so that the high-density plasma chemical vapor deposition is used. The machine has both deposition and etching effects. In addition, the insulating protective layer 2 1 2 formed by the high-density plasma chemical vapor deposition process can cover the structures formed on the substrate 2 0, so that these structures can be protected from the subsequent high density of the second stage. Damage to the plasma chemical vapor deposition process. Next, referring to FIG. 2D, a second-stage process of the high-density plasma chemical vapor deposition process is performed to form an insulating layer 2 1 4 that fills at least the trenches 208 on the substrate 200. The material of the insulating layer 2 1 4 is, for example, the same as that of the insulating protective layer 2 1 2, and it is, for example, silicon oxide. In addition, the bias RF power of the high-density plasma chemical vapor deposition process is, for example, greater than 2 500 watts, and more preferably, it is between 2 500 and 3 300 watts. In addition, the deposition / etching ratio is, for example, less than 10, and it is preferably, for example, between 5 and 10. Similarly, the high-density plasma chemical vapor deposition process performed here uses bias RF power to control the directionality of the plasma and provide bombardment, making the high-density plasma chemical vapor deposition machine The stage has both deposition and etching effects. Moreover, because the bias RF power used in the second stage process is greater than the bias RF power of the first stage process, and its deposition / etching ratio is smaller than the deposition / etching ratio of the first stage process, its bombardment effect will be greater than the first The bombardment effect of the stage process makes the deposited

12335twf.ptd 第13頁 20052563912335twf.ptd Page 13 200525639

緣材料其緻密度齡 積/蝕刻比小於笛—佳。除此之外,雖然第二階段製程之沈 比值之減少3 * 階段製程之沈積/姓刻比,但是由於此 受到费響,^由於餘刻速率增大所致’亦即沈積速率不會 二i,,t不會影響製程之產能。 與絕緣保護^參照第2 E圖’移除溝渠2 0 8以外之絕緣層2 1 4 將氧化石夕層/〇 3 ,,且在本實施例中,此移除步驟更包括 化石夕層2 〇 1為 併移除。其中,移除的方法例如是以氮 除之,並且形磨終止層,進行化學機械研磨製程,而移 緣填充層2 1 6'成包括有絕緣層2 1 4 a與絕緣保護層2 1 2 a之絕 繼之,請 移除的方法例、、麗續參照第2E圖,移除氮化矽層2 0 1。其中 為餘刻劑,以如疋使用熱構酸(Η 0七P h 0 s P h 0 r i c A c i d )作 氧化層2 0 2。 進行濕式餘刻製程而移除之。然後,移除墊 蝕刻^,以中移除的方法例如是使用氫氟酸(HF )作為 由於先前所、、少行濕式姓刻製程而移除之。值得注意的是, 佳,、因此在^積之絕緣層21 4(即絕緣填充層21 6)其品質較 2〇8之邊角處除氮化石夕層201與塾氧化層2〇2時,於溝渠 陷)。 所產生之凹陷程度較為輕微(甚至不會產生凹 此外,在η 第2Α圖所示),另、一較佳實施例中,在形成溝渠2 0 8之後(如 更包括對罩墓以及在形成概層210之前(如第2Β圖所示), 示之結構。其=2 0 4進行回蝕刻製程,以得到如第2 F圖所 層2 0 2内縮移、中’回蝕刻製程可使得罩幕層2 0 4與墊氧化 。關於此回蝕刻製程之詳細說明是,此回姓The edge material has a less dense age / etch ratio than that of flute—better. In addition, although the sedimentation ratio of the second-stage process is reduced by 3 * the deposition / surname-to-cut ratio of the stage process, but due to this, it is affected by the increase in the remaining rate, that is, the deposition rate will not i ,, t will not affect the production capacity of the process. And insulation protection ^ Refer to FIG. 2E 'Remove the insulating layer 2 ditch other than the trench 2 0 8 and the oxide layer / 0 3, and in this embodiment, this removal step further includes the fossil layer 2 〇1 is and removed. Among them, the removal method is, for example, removing the nitrogen, grinding the stop layer, and performing a chemical mechanical polishing process, and the edge filling layer 2 1 6 ′ includes an insulating layer 2 1 4 a and an insulating protective layer 2 1 2 Following it from a, please remove the method and example, and refer to Figure 2E to remove the silicon nitride layer 2 01. Among them, it is a residual agent. For example, a thermostructural acid (Η0ΗPh 0 s P h 0 r i c A c i d) is used as the oxide layer 2 2. The wet post-etch process was performed to remove it. Then, the pad is removed by etching, and the method of removing the pad is, for example, using hydrofluoric acid (HF) as the removal method due to the previous, less-wet-type engraving process. It is worth noting that it is good, so when the quality of the insulating layer 21 4 (ie, the insulating filling layer 21 6) is higher than that of 208, the nitride stone layer 201 and the hafnium oxide layer 202 are removed. In the trenches). The degree of depression produced is slight (not even produced). In addition, in a preferred embodiment, after forming the trench 2 0 8 (for example, including the cover tomb and forming The structure shown before the outline layer 210 (as shown in FIG. 2B). It is etched back to 2 0 4 to obtain the internal shrinkage and middle etch back process of the layer 2 2 as shown in FIG. 2 F. The mask layer 2 0 4 and the pad are oxidized. The detailed description of the etching process is

200525639 五、發明說明(8) 製程主要是以移除溝渠2 0 8之開口側壁處的部分氮化矽層 2 0 1為主,不過由於蝕刻液亦會同時對氧化矽層2 0 3與墊氧 化層202造成程度不一的侵蝕,因此會造成氧化矽層203、 氮化矽層201與墊氧化層202程度不一之内縮移,進而裸露 出溝渠208邊角處之基底200表面。如此將有助於後續之填 溝製程,並且有助於溝渠208之邊角圓化(Corner Rounding)。當然,在回#刻之後,亦同樣地繼續進行第 2 C圖至第2 E圖之製程,以完成淺溝渠隔離結構。 為了證明本發明確實可以改善溝渠之邊角處凹陷的問 題,並且減少元件漏電之發生,以下係使用不同之偏壓射 頻功率來進行上述之沈積製程,並將所得之晶圓進行接面 漏電量之量測,其結果如第3圖所示。 第3圖所示,是繪示使用不同之偏壓射頻功率來進行 沈積製程所得之不同編號之晶圓其接面漏電量之量測結果 圖。其中橫軸係表示所量測之晶圓標號,縱軸係表示接面 漏電量(單位:安培),且在第3圖中,所區分之4個區域係 表示利用習知之偏壓射頻功率與本發明之偏壓射頻功率所 得之晶圓其接面漏電量之量測結果,由左至右係分別為正 常偏壓射頻功率(習知)、高偏壓射頻功率(本發明)、正常 偏壓射頻功率(習知)以及正常偏壓射頻功率(習知)。 由第3圖之量測結果可知,利用本發明之高偏壓射頻 功率所得之晶圓,其接面漏電量係小於全程利用正常偏壓 射頻功率所得之晶圓其接面漏電量。因此,本發明的方法 的確能夠提升所沈積之絕緣層的緻密度,進而有效改善習200525639 V. Description of the invention (8) The process is mainly to remove a part of the silicon nitride layer 201 at the side wall of the opening of the trench 208, but the etching solution will also affect the silicon oxide layer 203 and the pad at the same time. The oxide layer 202 causes various degrees of erosion, which will cause the silicon oxide layer 203, the silicon nitride layer 201, and the pad oxide layer 202 to shrink within varying degrees, thereby exposing the surface of the substrate 200 at the corners of the trench 208. This will help the subsequent trench filling process, and will help Corner Rounding of the trench 208. Of course, the process of Figures 2C to 2E is also continued after the moment ## to complete the shallow trench isolation structure. In order to prove that the present invention can indeed improve the problem of depressions at the corners of trenches and reduce the occurrence of component leakage, the following is the use of different bias RF power to perform the above-mentioned deposition process, and the obtained wafer is subjected to junction leakage The measurement results are shown in Figure 3. Figure 3 shows the measurement results of the leakage current at the junctions of wafers with different numbers of wafers obtained using different bias RF power for the deposition process. Among them, the horizontal axis represents the measured wafer number, and the vertical axis represents the interface leakage current (unit: ampere). In Figure 3, the four areas that are distinguished indicate the use of conventional bias RF power and The measurement results of the leakage current at the junction of the wafer obtained by the bias RF power of the present invention are, from left to right, normal bias RF power (known), high bias RF power (the present invention), and normal bias. RF power (known) and normal bias RF power (known). From the measurement results in Fig. 3, it can be known that the junction leakage of the wafer obtained by using the high bias RF power of the present invention is smaller than the junction leakage of the wafer obtained by using the normal bias RF power throughout the process. Therefore, the method of the present invention can indeed improve the density of the deposited insulating layer, and thus effectively improve the

12335twf.ptd 第15頁 200525639 五、 發明說明(9) 知 之 漏 電 的 問 題 〇 另 外 在 移 除 罩 幕 層 與 墊 氧 化 層 之 後 係 利 用 掃 描 式 電 子 顯 微 鏡 對 所 得 之 淺 溝 渠 隔 離 結 構 進 行 攝 影 其 所 得 之 昭 片 圖 如 第4A 圖 與 第4B 圖 所 示 〇 其 中 第4A 圖 是 使 用 習 知 之 正 常 偏 壓 功 率 進 行 淺 溝 渠 隔 離 結 構 的 製 程 所 得 之 淺 溝 渠 隔 離 結 構 的 昭 片 圖 而 第 4B 圖 是 使 用 本 發 明 之 高 偏 壓 功 率 進 行 淺 溝 渠 隔 離 結 構 的 製 程 所 得 之 淺 溝 渠 隔 離 結 構 的 照 片 圖 〇 由 第4A 圖 與 第4B 圖 可 知 利 用 本 發 明 之 兩 偏 壓 射 頻 功 率 所 得 之 淺 溝 渠 隔 離 結 構 5 其 在 溝 渠 邊 角 之 凹 陷4 0 2丨 ,相 較 習 知 的 凹 陷4 0 0確獲得改善、 3之後 ,更進- -步對溝渠邊 角 所 產 生 之 凹 陷4 0 0 、402 進 行 深 度 之 量 測 〇 其 中 j 利 用 正 常 偏 壓 射 頻 功 率 所 得 之 淺 溝 渠 隔 離 結 構 9 在 溝 渠 邊 角 之 凹 陷4 0 0的深度約為1 60 .7 埃 而 利 用 本 發 明 之 高 偏 壓 射 頻 功 率 所 得 之 淺 溝 渠 隔 離 結 構 在 溝 渠 邊 角 之 凹 陷4 0 2的深度 卻 僅 有73 埃 〇 因 此 , 本 發 明 的 方 法 的 確 能 夠 有 效 改 善 習· 知 於 溝 渠 邊 角 產 生 凹 陷 的 問 題 〇 綜 上 所 述 > 本 發 明 至 少 具 有 下 面 的 優 點 • 1 · 由 於 本 發 明 之 淺 溝 渠 隔 離 結 構 的 製 造 方 法 在 進 行 第 二 階 段 之 高 密 度 電 漿 化 學 氣 相 沈 積 製 程 時 其 偏 壓 射 頻 功 率 大 於 第 一 階 段 製 程 的 偏 壓 射 頻 功 率 以 及/或是其沈 積/蝕刻比 卜於第- -階段製程的沈積/ 刻 比 j 因 此 所 填 入 之 絕 緣 層 具 有 較 佳 的 緻 密 度 〇 而 且 , 由 於 所 填 入 之 絕 緣 層 其 品 質 較 佳 因 此 因 移 除 罩 幕 層 與 墊 氧 化 層 而 於 溝 渠 邊12335twf.ptd Page 15 200525639 V. Description of the invention (9) Knowing the leakage problem 〇 In addition, after removing the mask layer and the pad oxide layer, a scanning electron microscope was used to photograph the obtained shallow trench isolation structure. The slice diagrams are shown in Figures 4A and 4B. Wherein Figure 4A is a hologram of a shallow trench isolation structure obtained using a conventional normal bias power for a shallow trench isolation structure, and Figure 4B is the use of the present invention Photographs of the shallow trench isolation structure obtained by performing the process of the shallow trench isolation structure with high bias power. Figures 4A and 4B show the shallow trench isolation structure obtained by using the two bias RF power of the present invention. Corner depression 4 0 2 丨, compared with the conventional depression 4 0 0, the improvement is indeed achieved. The depressions 4 0 0 and 402 generated at the corners of the canal are used to measure the depth. Among them, the shallow trench isolation structure 9 obtained by using the normal bias RF power 9 The depressions 4 0 0 at the corners of the canal have a depth of approximately 160.7 The depth of the shallow trench isolation structure obtained by utilizing the high-bias RF power of the present invention at the corner of the trench 4 0 2 is only 73 angstroms. Therefore, the method of the present invention can effectively improve the learning The problem of depression at the corners. To sum up, the present invention has at least the following advantages: 1. The manufacturing method of the shallow trench isolation structure of the present invention has a high density plasma chemical vapor deposition process during the second stage. The bias RF power is greater than the bias RF power of the first-stage process and / or its deposition / etching ratio is based on the deposition / etching ratio of the first-stage process. The marginal layer has a better density 〇 And, because of the better quality of the insulation layer filled in, the edge layer is removed by removing the cover layer and the padding oxidation layer.

12335twf.ptd 第16頁 200525639 五、發明說明(ίο) 角所產生之凹陷程度較為輕微,甚至不會產生凹陷。 2 .使用本發明之高密度電漿化學氣相沈積法,不但可 以沈積緻密度較佳的絕緣層,還可以改善此高密度電漿化 學氣相沈積法的填溝(G a p F i 1 1 )能力。 3. 本發明並不只限於二步驟之高密度電漿化學氣相沈 積製程的應用,其亦可應用於二步驟以上之高密度電漿化 學氣相沈積製程。亦即,只需在二步驟以上之高密度電漿 化學氣相沈積製程的最後一步驟採用本發明之第二階段之 製程參數,即可形成緻密度較佳之絕緣層。 4. 在本發明之高密度電漿化學氣相沈積製程中,雖然 第二階段製程之沈積/蝕刻比小於第一階段製程之沈積/蝕 刻比,但是由於此比值之減少是由於餘刻速率增大所致, 亦即沈積速率不會受到影響,因此不會影響製程之產能。 雖然本發明已以較佳實施例揭露如上,然其並非用以 限定本發明,任何熟習此技藝者,在不脫離本發明之精神 和範圍内,當可作些許之更動與潤飾,因此本發明之保‘護 範圍當視後附之申請專利範圍所界定者為準。12335twf.ptd Page 16 200525639 V. Explanation of the invention (ίο) The degree of depression produced by the angle is slight, and no depression is even produced. 2. Using the high-density plasma chemical vapor deposition method of the present invention, not only can a relatively dense insulating layer be deposited, but also the trench filling (G ap F i 1 1) of the high-density plasma chemical vapor deposition method can be improved. )ability. 3. The present invention is not limited to the application of a two-step high-density plasma chemical vapor deposition process. It can also be applied to a two-step or higher-density plasma chemical vapor deposition process. That is, only the second step of the high-density plasma chemical vapor deposition process using the process parameters of the second stage of the present invention can be used to form an insulating layer with better density. 4. In the high-density plasma chemical vapor deposition process of the present invention, although the deposition / etching ratio of the second-stage process is smaller than the deposition / etching ratio of the first-stage process, the decrease in this ratio is due to the increase of the remaining rate The reason is that the deposition rate will not be affected, so it will not affect the production capacity of the process. Although the present invention has been disclosed in the preferred embodiment as above, it is not intended to limit the present invention. Any person skilled in the art can make some modifications and retouching without departing from the spirit and scope of the present invention. Therefore, the present invention The scope of protection shall be determined by the scope of the attached patent application.

12335twf.ptd 第 17 頁 200525639 圖式簡單說明 第1 A圖至第1 C圖是習知的一種淺溝渠隔離結構之製造 流程剖面示意圖。 第2 A圖至第2 F圖是依照本發明之一較佳實施例的一種 淺溝渠隔離結構之製造流程剖面示意圖。 第3圖是使用不同之偏壓射頻功率來進行沈積製程所 得之不同編號之晶圓其接面漏電量之量測結果圖。 第4 A圖與第4 B圖是利用掃描式電子顯微鏡對所得之淺 溝渠隔離結構進行攝影所得之照片圖,其中第4 A圖是使用 習知之正常偏壓功率進行淺溝渠隔離結構的製程所得之淺 溝渠隔離結構的照片圖,第4 B圖是使用本發明之高偏壓功 率進行淺溝渠隔離結構的製程所得之淺溝渠隔離結構的照 片圖。 【圖式標 記說曰/ U 100 >200 基 底 101 > 201 氮 化 矽 層 102 >202 墊 氧 化 層 103 >203 氧 化 矽 層 104 、204 罩 幕 層 106 ^208 溝 渠 108 >210 襯 層 110、2 1 4、2 1 4 a :絕緣層 112、400 > 4 0 2 ··凹陷 2 1 2、2 1 2 a :絕緣保護層 2 1 6 :絕緣填充層12335twf.ptd Page 17 200525639 Brief Description of Drawings Figures 1A to 1C are cross-sectional schematic diagrams of the manufacturing process of a conventional shallow trench isolation structure. FIG. 2A to FIG. 2F are cross-sectional views illustrating a manufacturing process of a shallow trench isolation structure according to a preferred embodiment of the present invention. Figure 3 is a measurement result of the leakage current at the junction of wafers with different numbers of wafers obtained by using different bias RF power for the deposition process. Figures 4A and 4B are photographs obtained by photographing the obtained shallow trench isolation structure using a scanning electron microscope. Among them, Figure 4A is obtained by using a conventional normal bias power to process the shallow trench isolation structure. Photograph of the shallow trench isolation structure. FIG. 4B is a photograph of the shallow trench isolation structure obtained by using the high bias power of the present invention to perform the process of the shallow trench isolation structure. [Schematic mark says / U 100 > 200 substrate 101 > 201 silicon nitride layer 102 > 202 pad oxide layer 103 > 203 silicon oxide layer 104, 204 cover layer 106 ^ 208 trench 108 > 210 liner Layers 110, 2 1 4, 2 1 4 a: Insulating layers 112, 400 > 4 0 2 ·· Dent 2 1 2, 2 1 2 a: Insulating protective layer 2 1 6: Insulating filling layer

12335twf.ptd 第18頁12335twf.ptd Page 18

Claims (1)

200525639 六、申請專利範圍 1 . 一種淺溝渠隔離結構的製造方法,包括: 提供一基底,該基底上係已形成有圖案化之一墊氧化 層與一罩幕層,以及於該基底中係已形成有至少一溝渠, 且該墊氧化層與該罩幕層係暴露出該溝渠; 於該溝渠的表面上形成一襯層; 進行一高密度電漿化學氣相沈積製程,以於該基底上 形成至少填滿該溝渠之一絕緣層,其中該高密度電漿化學 氣相沈積製程包括一第一階段製程以及一第二階段製程, 且該第二階段製程的偏壓射頻功率大於該第一階段製程的 偏壓射頻功率,而且該第二階段製程的沈積/蝕刻比小於 該第一階段製程的沈積/蝕刻比; 移除該溝渠以外之該絕緣層; 移除該罩幕層;以及 移除該塾氧化層。 2. 如申請專利範圍第1項所述之淺溝渠隔離結構的製 造方法,其中該第一階段製程的偏壓射頻功率係介於9 00 至2 5 0 0瓦之間。 3. 如申請專利範圍第1項所述之淺溝渠隔離結構的製 造方法,其中該第二階段製程的偏壓射頻功率係介於2 5 0 0 至3 3 0 0瓦之間。 4 .如申請專利範圍第1項所述之淺溝渠隔離結構的製 造方法,其中該第一階段製程的沈積/蝕刻比係介於1 〇至 2 0之間。 5 .如申請專利範圍第1項所述之淺溝渠隔離結構的製200525639 VI. Scope of patent application 1. A method for manufacturing a shallow trench isolation structure, comprising: providing a substrate on which a patterned pad oxide layer and a mask layer have been formed; At least one trench is formed, and the pad oxide layer and the cover layer expose the trench; a liner is formed on the surface of the trench; a high-density plasma chemical vapor deposition process is performed on the substrate Forming at least one insulation layer filling the trench, wherein the high-density plasma chemical vapor deposition process includes a first-stage process and a second-stage process, and the bias RF power of the second-stage process is greater than the first-stage process The bias RF power of the stage process, and the deposition / etching ratio of the second stage process is smaller than the deposition / etching ratio of the first stage process; removing the insulating layer outside the trench; removing the cover layer; and moving Remove the tritium oxide layer. 2. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of the patent application, wherein the bias RF power of the first stage process is between 900 and 2 500 watts. 3. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of the patent application, wherein the bias RF power of the second-stage process is between 2500 and 3300 watts. 4. The method for manufacturing a shallow trench isolation structure as described in item 1 of the scope of patent application, wherein the deposition / etching ratio of the first stage process is between 10 and 20. 5. Manufacture of shallow trench isolation structure as described in item 1 of the scope of patent application 12335twf.ptd 第19頁 200525639 六、 申請專利範圍 造 方 法 > 其 中 該 第 二 階 段 製程 的 沈 積 /蝕刻 比係介於5至1 0 之 間 〇 6 · 如 中 請 專 利 範 圍 第 1項所述之淺溝渠 隔離結構的製 造 方 法 其 中 該 第 二 階 段 製程 的 偏 壓 射頻功 率 係 介 於 2 5 0 0 至 3 3 0 0 瓦 之 間 j 且 該 第 二 階段 製 程 的 沈積/, 餘刻1 七係介於5 至 10 之 間 〇 7. 如 中 請 專 利 範 圍 第 1項所述之淺溝渠i 隔離結構的製 造 方 法 9 其 中 該 絕 緣 層 的 材質 包 括 氧 化石夕。 8. 如 中 請 專 利 範 圍 第 1項所述之淺溝渠1 隔離結構的製 造 方 法 , 其 中 該 罩 幕 層 係 由下 層 之 一 氮化石夕 層 與 上 層之一 氧 化 矽 層 所 構 成 0 9. 如 中 請 專 利 範 圍 第8項所述之淺溝渠I 傷離結構的製 造 方 法 其 中 在 移 除 該 溝 渠以 外 之 該 絕緣層 的 步 驟 中,更 包 括 移 除 該 氧 化 矽 層 〇 10 -種淺溝渠隔離結構的製造方法,; 包括 * 提 供 _ 一 基 底 y 該 基 底 上係 已 形 成 有圖案 化 之 - 墊氧‘化 層 與 _ 一 罩 幕 層 y 以 及 於 該 基底 中 係 已 形成有 至 少 一 溝渠, 且 該 墊 氧 化 層 與 該 罩 幕 層 係暴 露 出 該 溝渠; 對 該 罩 幕 層 進 行 —一 回 蝕刻 製 程 以使該 罩 幕 層 内縮移 (P ul 1 - Ba c k ) j 於 該 溝 渠 的 表 面 上 形 成一 襯 層 y 進 行 一 高 密 度 電 漿 化 學氣 相 沈 積 製程, 以 於 該 基底上 形 成 至 少 填 滿 該 溝 渠 之 一 絕緣 層 其 中該高 密 度 電 漿化學 氣 相 沈 積 製 程 包 括 第 階段 製 程 以 及一第 階 段 製程,12335twf.ptd Page 19, 200525639 VI. Method for applying patent range > The deposition / etching ratio of the second stage process is between 5 and 10. As described in item 1 of the patent range A method for manufacturing a shallow trench isolation structure, wherein the bias RF power of the second stage process is between 2 500 and 3 3 0 watts and the deposition of the second stage process Between 5 and 10 07. The method for manufacturing a shallow trench i isolation structure as described in item 1 of the patent scope 9 wherein the material of the insulating layer includes stone oxide. 8. The manufacturing method of the shallow trench 1 isolation structure as described in the first item of the patent scope, wherein the mask layer is composed of a lower nitride layer and a higher silicon oxide layer. 9. As in The manufacturing method of the shallow trench I damage structure described in item 8 of the patent, wherein in the step of removing the insulating layer other than the trench, the method further includes removing the silicon oxide layer. The manufacturing method includes: * providing _ a substrate y having a patterned-pad oxygen 'layer and _ a mask layer y on the substrate, and having at least one trench formed in the substrate, and the pad The oxide layer and the mask layer expose the trench; an etching process is performed on the mask layer to make the mask layer shrink within (P ul 1-Back) j to form a surface on the surface of the trench. High-density plasma Gas phase deposition process, to form on the substrate to at least fill over an insulating the ditches of the layer in which the high density electrical plasma chemical vapor deposition process comprises a first stage of the process as well as a para-order process, 12335twf.ptd 第20頁 200525639 六、申請專利範圍 且該第二階段製程的偏壓射頻功率大於該第一階段製程的 偏壓射頻功率,而且該第二階段製程的沈積/蝕刻比小於 該第一階段•製程的沈積/蝕刻比; 移除該溝渠以外之該絕緣層; 移除該罩幕層;以及 移除該墊氧化層。 η .如申請專利範圍第1 〇項所述之淺溝渠隔離結構的 製造方法,其中該第一階段製程的偏壓射頻功率係介於 900至2500瓦之間。 1 2 .如申請專利範圍第1 0項所述之淺溝渠隔離結構的 製造方法,其中該第二階段製程的偏壓射頻功率係介於 2500至3300瓦之間。 1 3.如申請專利範圍第1 0項所述之淺溝渠隔離結構的 製造方法,其中該第一階段製程的沈積/蝕刻比係介於1 〇 至2 0之間。 1 4.如申請專利範圍第1 0項所述之淺溝渠隔離結構的 製造方法,其中該第二階段製程的沈積/蝕刻比係介於5至 1 0之間。 1 5.如申請專利範圍第1 0項所述之淺溝渠隔離結構的 製造方法,其中該第二階段製程的偏壓射頻功率係介於 2 5 0 0至3 3 0 0瓦之間,且該第二階段製程的沈積/蝕刻比係 介於5至1 0之間。 1 6 .如申請專利範圍第1 0項所述之淺溝渠隔離結構的 製造方法,其中該絕緣層的材質包括氧化矽。12335twf.ptd Page 20 200525639 6. The scope of the patent application and the bias RF power of the second stage process is greater than the bias RF power of the first stage process, and the deposition / etching ratio of the second stage process is less than the first stage process Phase-to-process deposition / etch ratio; remove the insulating layer outside the trench; remove the mask layer; and remove the pad oxide layer. η. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of the patent application, wherein the bias RF power of the first stage process is between 900 and 2500 watts. 12. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of patent application, wherein the bias RF power of the second stage process is between 2500 and 3300 watts. 1 3. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of the patent application, wherein the deposition / etching ratio of the first stage process is between 10 and 20. 14. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of patent application, wherein the deposition / etching ratio of the second stage process is between 5 and 10. 15. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of patent application, wherein the bias RF power of the second-stage process is between 2 500 and 3 300 watts, and The deposition / etch ratio of this second stage process is between 5 and 10. 16. The method for manufacturing a shallow trench isolation structure as described in item 10 of the scope of patent application, wherein the material of the insulating layer includes silicon oxide. 12335twf.ptd 第21頁 200525639 六、申請專利範圍 1 7.如申請專利範圍第1 0項所述之淺溝渠隔離結構的 製造方法,其中該罩幕層係由下層之一氮化矽層與上層之 一氧化矽層所構成,且該回蝕刻製程係移除該溝渠之開口 側壁處的部分該II化石夕層。 1 8 .如申請專利範圍第1 7項所述之淺溝渠隔離結構的 製造方法,其中在移除該溝渠以外之該絕緣層的步驟中, 更包括移除該氧化矽層。12335twf.ptd Page 21 200525639 6. Application for patent scope 1 7. Manufacturing method of shallow trench isolation structure as described in item 10 of the scope of patent application, wherein the mask layer is composed of one of the lower silicon nitride layer and the upper layer It is composed of a silicon oxide layer, and the etch-back process removes part of the II fossil layer at the side wall of the opening of the trench. 18. The method for manufacturing a shallow trench isolation structure as described in item 17 of the scope of patent application, wherein in the step of removing the insulating layer outside the trench, the method further includes removing the silicon oxide layer. 12335twf.ptd 第22頁12335twf.ptd Page 22
TW93101487A 2004-01-20 2004-01-20 Manufacturing method of shallow trench isolation structure TWI224819B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW93101487A TWI224819B (en) 2004-01-20 2004-01-20 Manufacturing method of shallow trench isolation structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW93101487A TWI224819B (en) 2004-01-20 2004-01-20 Manufacturing method of shallow trench isolation structure

Publications (2)

Publication Number Publication Date
TWI224819B TWI224819B (en) 2004-12-01
TW200525639A true TW200525639A (en) 2005-08-01

Family

ID=34570483

Family Applications (1)

Application Number Title Priority Date Filing Date
TW93101487A TWI224819B (en) 2004-01-20 2004-01-20 Manufacturing method of shallow trench isolation structure

Country Status (1)

Country Link
TW (1) TWI224819B (en)

Also Published As

Publication number Publication date
TWI224819B (en) 2004-12-01

Similar Documents

Publication Publication Date Title
US20070111467A1 (en) Method for forming trench using hard mask with high selectivity and isolation method for semiconductor device using the same
JP2005166700A (en) Semiconductor device and manufacturing method therefor
KR100825014B1 (en) Method for fabricating isolation in semiconductor device
TWI253114B (en) Semiconductor device with trench isolation structure and method for fabricating the same
KR100251280B1 (en) Sti method
TWI234228B (en) Method of fabricating a shallow trench isolation
KR100403627B1 (en) Trench isolation method
TWI415215B (en) Method for fabricating shallow trench isolation
TWI224819B (en) Manufacturing method of shallow trench isolation structure
US20050159007A1 (en) Manufacturing method of shallow trench isolation structure
KR100703836B1 (en) Method for forming trench type isolation layer in semiconductor device
TWI305017B (en) Semiconductor devices and methods for fabricating gate spacers
KR20070008114A (en) Method for forming the isolation layer of semiconductor device
TW459339B (en) Shallow trench isolation process for preventing the corner form exposing
KR20010019185A (en) Method for fabrication a trench isolation
KR100734254B1 (en) Trench isolation method with maintaining wafer align key
TW466682B (en) Shallow trench isolation method
TWI307543B (en) Method of fabricating shallow trench isolation structure
TW447040B (en) Method for preventing high-density plasma damage during a shallow trench isolation process
KR100567872B1 (en) Method for forming isolation layer in a semiconductor manufacturing device
KR100703841B1 (en) Method for forming trench type isolation layer in semiconductor device
TW479318B (en) Manufacturing method of shallow trench isolation structure
KR20040037460A (en) Method for forming shallow trench isolation in semiconductor device
TWI312549B (en) Method for manufacturing shallow trench isolation
KR100707592B1 (en) Method of forming trench isolation layer of semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees