TW200517841A - Testing apparatus and write control circuit - Google Patents
Testing apparatus and write control circuitInfo
- Publication number
- TW200517841A TW200517841A TW093127623A TW93127623A TW200517841A TW 200517841 A TW200517841 A TW 200517841A TW 093127623 A TW093127623 A TW 093127623A TW 93127623 A TW93127623 A TW 93127623A TW 200517841 A TW200517841 A TW 200517841A
- Authority
- TW
- Taiwan
- Prior art keywords
- write
- plural
- data
- request signal
- write control
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003322093A JP4350474B2 (ja) | 2003-09-12 | 2003-09-12 | 試験装置及び書込制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200517841A true TW200517841A (en) | 2005-06-01 |
| TWI335513B TWI335513B (en) | 2011-01-01 |
Family
ID=34308661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW093127623A TWI335513B (en) | 2003-09-12 | 2004-09-13 | Testing apparatus and write control circuit |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7222275B2 (zh) |
| EP (1) | EP1666902A4 (zh) |
| JP (1) | JP4350474B2 (zh) |
| KR (1) | KR20060133527A (zh) |
| CN (1) | CN100434927C (zh) |
| TW (1) | TWI335513B (zh) |
| WO (1) | WO2005026757A1 (zh) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8698531B1 (en) * | 2013-02-05 | 2014-04-15 | Aspeed Technology, Inc. | Integrated circuit with automatic configuration and method thereof |
| CN116738906B (zh) * | 2023-07-05 | 2024-04-19 | 芯华章智能科技(上海)有限公司 | 实现循环电路的方法、电路、装置和存储介质 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4517661A (en) * | 1981-07-16 | 1985-05-14 | International Business Machines Corporation | Programmable chip tester having plural pin unit buffers which each store sufficient test data for independent operations by each pin unit |
| JP2525479B2 (ja) * | 1989-06-15 | 1996-08-21 | 富士通株式会社 | コマンド排他制御方法 |
| JPH05127850A (ja) * | 1991-11-01 | 1993-05-25 | Iwatsu Electric Co Ltd | ラスタプロツタ装置 |
| US5978942A (en) * | 1996-12-19 | 1999-11-02 | Simd Solutions, Inc. | STAR-I: scalable tester architecture with I-cached SIMD technology |
| US5895493A (en) * | 1997-06-30 | 1999-04-20 | Lsi Logic Corporation | Method and apparatus for storage of multiple host storage management information on a storage subsystem |
| JPH11304888A (ja) * | 1998-04-17 | 1999-11-05 | Advantest Corp | 半導体試験装置 |
| JP2002074988A (ja) * | 2000-08-28 | 2002-03-15 | Mitsubishi Electric Corp | 半導体装置および半導体装置のテスト方法 |
| US6754868B2 (en) * | 2001-06-29 | 2004-06-22 | Nextest Systems Corporation | Semiconductor test system having double data rate pin scrambling |
| DE602004010287T2 (de) * | 2003-09-03 | 2008-11-06 | Advantest Corp. | Testvorrichtung |
-
2003
- 2003-09-12 JP JP2003322093A patent/JP4350474B2/ja not_active Expired - Fee Related
-
2004
- 2004-09-10 EP EP04787882A patent/EP1666902A4/en not_active Withdrawn
- 2004-09-10 WO PCT/JP2004/013242 patent/WO2005026757A1/ja not_active Ceased
- 2004-09-10 US US10/938,407 patent/US7222275B2/en not_active Expired - Fee Related
- 2004-09-10 CN CNB2004800261434A patent/CN100434927C/zh not_active Expired - Lifetime
- 2004-09-10 KR KR1020067005092A patent/KR20060133527A/ko not_active Ceased
- 2004-09-13 TW TW093127623A patent/TWI335513B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| WO2005026757A1 (ja) | 2005-03-24 |
| EP1666902A4 (en) | 2009-08-26 |
| KR20060133527A (ko) | 2006-12-26 |
| CN1849519A (zh) | 2006-10-18 |
| CN100434927C (zh) | 2008-11-19 |
| TWI335513B (en) | 2011-01-01 |
| JP2005091039A (ja) | 2005-04-07 |
| US7222275B2 (en) | 2007-05-22 |
| EP1666902A1 (en) | 2006-06-07 |
| US20050102570A1 (en) | 2005-05-12 |
| JP4350474B2 (ja) | 2009-10-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100884096B1 (ko) | 메모리 디바이스 및 모듈과, 컴퓨팅 디바이스와, 메모리시스템과 디바이스 및 컨트롤러의 작동 방법 | |
| US8521945B2 (en) | Portable data storage using SLC and MLC flash memory | |
| US7492369B2 (en) | Loading an internal frame buffer from an external frame buffer | |
| DE60205266D1 (de) | Datenschreibvorrichtung, datenschreibverfahren und programm | |
| KR100827402B1 (ko) | 병렬 데이터 경로 아키텍처 | |
| KR20200099211A (ko) | 메모리 동작 파라미터에 대한 다수의 파라미터 코드를 저장 및 기록하기 위한 방법 및 장치 | |
| US20110122675A1 (en) | Programmable Resistance Memory | |
| CN1941174B (zh) | 多端口内存装置 | |
| TW200520536A (en) | Control device, system and method for reading multi-pixel | |
| JP2008226423A5 (zh) | ||
| WO2005041055A3 (en) | Echo clock on memory system having wait information | |
| US10976945B2 (en) | Memory devices with multiple sets of latencies and methods for operating the same | |
| JPH04505522A (ja) | ディジタルデータを転置するための装置 | |
| US7333908B2 (en) | Techniques for generating test patterns in high speed memory devices | |
| TW200729206A (en) | Method of controlling memory and memory system thereof | |
| TW200517841A (en) | Testing apparatus and write control circuit | |
| US7124269B2 (en) | Memory controller including data clearing module | |
| TW349226B (en) | A test method of high speed memory devices in which limit conditions for the clock signals are defined | |
| TWI447728B (zh) | 動態隨機存取記憶體之控制方法及控制器 | |
| KR20050061467A (ko) | 정보 처리 장치, 정보 기억 장치, 정보 처리 방법 및 정보 처리 프로그램 | |
| KR100761374B1 (ko) | 플래시 메모리 제어 방법 및 장치 | |
| US7461184B2 (en) | Integrated circuit device having two or more input ports and system for the device | |
| US20040141399A1 (en) | Method and integrated circuit capable of reading and writing data simultaneously | |
| JP5237731B2 (ja) | メモリシステム、メモリ装置、メモリアクセス方法 | |
| KR100830959B1 (ko) | 낸드 플래쉬 메모리 소자의 테스트 장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |