SU917324A1

SU917324A1 - Pulse synchronizing device

Info

Publication number: SU917324A1
Application number: SU802925135A
Authority: SU
Inventors: Николай Ильич Бороздин
Original assignee: Предприятие П/Я Г-4149
Priority date: 1980-05-19
Filing date: 1980-05-19
Publication date: 1982-03-30

Description

Изобретение относится к импульсной технике и может использоваться для синхронизации импульсных посылок при записи цифровой информации с перекрытиями информационных посылок и флуктуациях в местах перекры- ⁵тия.The invention relates to a pulse technique and can be used to synchronize chip pulse when recording digital information overlay information parcels and fluctuations in areas overlapping ⁵ ment.

Известно устройство для синхронизации импульсов, содержащее три триггера₅ элементы И, входной сигнал поступает на счетный вход первого триггера и на вход.первого элемента И, а тактовые импульсы поступают на дру*· гой вход первого элемента И и счетный вход второго триггера. Сигнал с выхода первого элемента И поступает на вход второго элемента И на счетный вход первого триггера и логический вход второго триггера[ 1]. _Μ A device for synchronizing pulses is known, which contains three triggers of ₅ AND elements, the input signal enters the counting input of the first trigger and the input of the first And element, and clock pulses arrive at the other * input of the first And element and the counting input of the second trigger. The signal from the output of the first element And goes to the input of the second element And to the counting input of the first trigger and the logical input of the second trigger [1]. _Μ

В данном устройстве флуктуации на фронтах входного импульса вызывают неоднократное срабатывание первого триггера и первый элемент И может ² оказываться закрытым для прохождения тактовых импульсов, в результате чего сигналов на выходах шинах устройства не будет.In this device, fluctuations on the fronts of the input pulse cause the first trigger to fire repeatedly and the first And element ² may ^{turn out} to be closed for the passage of clock pulses, as a result of which there will be no signals at the outputs of the device buses.

Наиболее близким к предлагаемому является устройство для синхронизации импульсов, содержащее генератор .импульсов, четыре триггера, восемь элементов И и два инвертора [2].Closest to the proposed is a device for synchronizing pulses, containing a .pulse generator, four triggers, eight AND elements and two inverters [2].

Недостатком известного устройства также является недостаточная надежность при дребезге входного сигнала на фронтах.A disadvantage of the known device is also the lack of reliability with a bounce of the input signal at the fronts.

Цель изобретения - повышение надежности устройства.The purpose of the invention is to increase the reliability of the device.

Поставленная цель достигается тем, что в устройство для синхронизации импульсов, содержащее генератор импульсов, два триггера и семь элементов И, выход первого элемента И соединен с S-входом первого триггера, выход которого через второй элемент И подключен к S-входу второго триггера, а R-вход первого триггера ' 917324 соединен с выходом третьего элемента И, первый вход которого подключен к выходу генератора импульсов и пере вым входом четвертого и пятого элементов И, второй вход последнего, из 5 которых соединен с первым входом шестого элемента И, второй вход которого подключен к первому входу седьмого элемента И, введен элемент ИЛИ, входы которого соединены с выходами ю четвертого и пятого элементов И, а выход элемента ИЛИ подключен к первому входу первого элемента И, при*\ ( чем вторые входы первого и второго элементов И соединены соответствен- 15 но с первым и вторым дополнительными выходами генератора импульсов, , а R-вход И выход второго триггера подключены соответственно к выходу ^!третьего и первому входу седьмого 20 элемента И, второй вход которого соединен со вторым входом четвертого элемента И.This goal is achieved by the fact that in the device for synchronizing pulses containing a pulse generator, two triggers and seven elements And, the output of the first element And is connected to the S-input of the first trigger, the output of which through the second element And is connected to the S-input of the second trigger, and The R-input of the first trigger '917324 is connected to the output of the third element And, the first input of which is connected to the output of the pulse generator and the first input of the fourth and fifth elements And, the second input of the last, of which 5 is connected to the first input of the sixth element , the second input of which is connected to the first input of the seventh AND element, an OR element is introduced, the inputs of which are connected to the outputs of the fourth and fifth AND elements, and the output of the OR element is connected to the first input of the first AND element, at * \ (than the second inputs of the first and second And elements are connected, respectively, with the first and second additional outputs of the pulse generator,, and the R-input AND output of the second trigger are connected respectively to the output ^! the third and first input of the seventh 20 element And, the second input of which is connected to the second input of the fourth element I.

На фиг. 1 приведена структурная блок-схема устройства для синх- 25 ронизации импульсов; на фиг. 2 временные диаграммы, поясняющие его работу.In FIG. 1 shows a structural block diagram of a device for synchronizing pulses; in FIG. 2 timelines explaining his work.

Устройство содержит генератор 1 импульсов, триггеры 2 и 3, элемен- .30 ты И 4,5,6,7,8,9,. и 10, элемент ИЛИ 11, входные шины 12,13 и 14, выходные шины 15 и 16.The device contains a pulse generator 1, triggers 2 and 3, elements .30 and 4,5,6,7,8,9. and 10, OR element 11, input buses 12,13 and 14, output buses 15 and 16.

Устройство работает следующим образом. ³⁵ The device operates as follows. ³⁵

На входные шины устройства поступают сигналы с выходов фильтров приемного устройства (фиг.2а,б и в) (на фиг. 1 приемное устройство с филь)40 . При передаче информации трехсимвольным кодом после каждой значащей посылки следует тактовая посылка Т по. шине 12. Различаются посылки по частоте. Приемное ; устройство принимает посылки, следующие. друг за другом без перекрытия, но распознают их фильтры, которые заваливают передние фронты посылок, и затягивают задние. На входе устройства некоторое время присутствуют две посылки и в местах перекрытий возможны флуктуации (появления сигнала то на одном входе, то на другом) .The input buses of the device receive signals from the outputs of the filters of the receiving device (figa, b and c) (Fig. 1 receiving device with a filter) 40. When transmitting information with a three-character code, after each significant transmission, the clock transmission T follows. bus 12. Parcels differ in frequency. Reception The device accepts the parcels as follows. one after another without overlapping, but their filters are recognized, which fill up the leading edges of the packages and tighten the rear ones. At the input of the device, there are two packages for some time and fluctuations are possible in places of overlap (the appearance of a signal at one input or at the other).

На первые входы элементов И 6-8 с генератора 1 импульсов поступает частая сетка тактовых импульсов (фиг,2-_г). С выходов элементов И 7 и 8 на входы элемента ИЛИ 11 поступают пачки импульсов (фиг.2 д и ж), выход которого подключен ко входу триггера 2, на второй вход которого поступает более редкая сетка импульсов Т2(фиг. 2 и)., причем импульсы этой сетки совпадают по времени с импульсами пачек.At the first inputs of the elements And 6-8 from the pulse generator 1 comes a frequent grid of clock pulses (Fig, 2-d). From the outputs of the elements And 7 and 8 to the inputs of the element OR 11 receives a packet of pulses (Fig.2 d and g), the output of which is connected to the input of trigger 2, the second input of which receives a rarer grid of pulses T2 (Fig. 2 and)., and the pulses of this grid coincide in time with the pulses of the packs.

На вход S триггера 2 поступают им* пульсы сетки Т2 (фиг^2 и) ·, пытаясь изменить его состояние. На вход R триггера 2, во время действия такта еще поступают импульсы сетки (фиг. 2 е) и возвращают триггер 2 в исходное состояние (фиг.2 л). На элементе И 5 произойдет привязка к такту сетки Т1 (фиг. 2 к) после перекрытия посылок. Импульсы сетки Т1 следуют с той же частотой, что и ₍импульсы сетки Т2, но с некоторым опережением (фиг. 2 к| . Этим обеспечивается установка триггера 3 » в единичное состояние только во время устойчивого действия информационного сигнала на входных шинах 13 и 14 (фиг. 2 м) . Сигналом с выхода триггера 3 осуществляется стробирование . ^элементов И 9,10, которые формируют выходные посылки (фиг. 2, н, о).At the input S of trigger 2 they receive * pulses of the grid T2 (Fig ^ 2 and) ·, trying to change its state. At the input R of trigger 2, during the cycle, pulses of the grid still arrive (Fig. 2 e) and trigger 2 is returned to its original state (Fig. 2 l). On the element And 5 there will be a binding to the measure of the grid T1 (Fig. 2 to) after the overlap of the premises. The pulses of the grid T1 follow with the same frequency as _(the pulses of the grid T2, but with some advance (Fig. 2 to |. This ensures that the trigger 3 "is set to a single state only during the stable operation of the information signal on the input buses 13 and 14 ( Fig. 2 m). The signal from the output of the trigger 3 is a gating. ^ elements And 9,10, which form the output parcels (Fig. 2, n, o).

Таким образом, предлагаемое устройство обеспечивает надежную синхро-, низацию импульсных посылок, поступающих с перекрытием и флуктуациями в местах перекрытий.Thus, the proposed device provides reliable synchronization, lowering of the pulse packets arriving with overlap and fluctuations in the places of overlap.

Claims

The invention relates to a pulse technique and can be used to synchronize pulsed parcels when recording digital information with overlapping information and fluctuations at the overlap sites. A device for synchronizing pulses containing three triggers, elements AND, an input signal arrives at the counting input of the first trigger and at the input.the first element AND, and clock pulses arrive at the other input of the first element AND and the counting input of the second trigger. The signal from the output of the first element I enters the input of the second element I to the counting input of the first trigger and the logic input of the second trigger C 1. In this operation, the first trigger of the first trigger is repeatedly triggered at the edges of the input pulse, and as a result, there will be no signals at the outputs of the device buses The closest to the proposed is a device for synchronizing pulses, containing a generator of pulses, four triggers, eight And elements and two inverters. A disadvantage of the known device is also a lack of reliability when the input signal bounces on the fronts. The purpose of the invention is to increase the reliability of the device. The goal is achieved by the fact that a pulse synchronizing device containing a pulse generator, two triggers and seven elements AND, the output of the first element AND is connected to the S input of the first trigger, the output of which is connected to the S input of the second trigger through the second element, and The R input of the first trigger is connected to the output of the third element I, the first input of which is connected to the output of the pulse generator and the first input of the fourth and fifth eleienants I, the second input of the last, from which is connected to the first input of the above element I, second The input of which is connected to the first input of the seventh AND element, an IL element is entered whose inputs are connected to the outputs of the fourth and fifth AND elements, and the OR element output is connected to the first input of the first AND element, connected respectively with the first and second additional outputs of the pulse generator, and the R input and output of the second trigger are connected respectively to the output of the third and first input of the seventh element And, the second input of which is connected to the second input of the fourth element And, FIG. 1 is a structural block diagram of a device for synchronizing pulses; in fig. 2 time diagrams for his work. The device contains a generator of 1 pulses, triggers 2 and 3, elements AND 4,5,6,7,8,9,., And 10, element OR input bus 12,13 and 14, output bus 15 and 16. The device works as follows. The input busses of the device receive signals from the outputs of the filters of the receiving device (Fig.2. A, b ib) (in Fig. 1 the receiving device with filters is not shown). When transmitting information with a three-character code, each significant parcel is followed by a clock parcel T par. Bus 12. Frequency quotes are different. Reception room; the device receives the parcels following, one after the other, without overlapping, but they are recognized by the filters, which flood the leading fronts of the feed and tighten the rear ones. At the input of the device for some time there are two premises, and fluctuations are possible at the overlap sites (signals occurring at one input or another). To the first inputs of the AND 6-8 elements, from the pulse generator 1, the grid of clock pulses is often received (FIG.). From the outputs of the elements And 7 and 8 to the inputs of the element OR 11 receives a burst of pulses (figure 2 d and g), the output of which is connected to the input of the trigger 2, the second input of which receives a more rare grid of pulses 12. (Fig. 2 and)., and the pulses of this coincide in time with the pulses of the packs. At the input S of trigger 2, the pulses of the grid T2 (and) arrive, trying to change its state. At the input of R flip-flop 2, during the action of the clock, the grid pulses still arrive (Fig. 2 e) and return the flip-flop 2 to the initial state (Fig. 2 l). On the element And 5 there will be a tie to the tact of the grid T1 (Fig. 2k) after overlapping the postage. The pulses of the T1 grid follow with the same frequency as the pulses of the T2 grid, but with some advance (Fig. 2k. This ensures that the trigger 3 is set to one state only during the steady-state action of the information signal on the input buses 13 and 14 (Fig. 2 m). The signal from the output of trigger 3 performs gating of elements AND 9jlO, which form the output partitions (Fig. 2, n, o). Thus, the proposed device provides reliable synchronization of impulse signals arriving with overlapping and fluctuations at crosspoints An invention of a pulse synchronization device comprising a pulse generator, two triggers and seven elements AND, the output of the first element AND is connected to the S input of the first trigger, the output of which is through the second element AND connected to the S input of the second trigger, and the R-input of the first trigger is connected to the output of the third element And, the first input of which is connected to the output of the pulse generator and the first inputs of the fourth and fifth elements And, the second input of the last of which is connected to the first input of the slider Hi of this second input This is connected to the first input of the seventh AND element, characterized by the fact that, in order to ensure reliability, an OR element is entered, whose inputs are connected to the outputs of the fourth and fifth AND elements, and the output of the OR element is connected to the first input of the first AND element, and the second inputs nepBOf.o and the second elements I are connected respectively to the first and second additional outputs of the pulse generator, and the R-input output of the second trigger is connected respectively to the output of the third and first input of the seventh element I, the second input of which It is connected to the second entrance of the first element I. Sources of information taken into account during the examination 1. Author's certificate of the USSR, cl. H 03 K 5/13, 1975. 2, USSR Copyright Certificate No. 28466206 / 18-21 chl, H 03 K 5/13, 1979.

one

L /

lA

I111Ya111P1M1} | 11P11I11P11I1IPN111111P1111PN1I11

shearingshnp

IHIIIIIIIIIIIIH

I 1 III I g I {I I I I I

I I III

Ch.

U

AT

LH

B

1A

Ch.

LH

tlllHtHtmHII1

itiiiiiiniunn

111N11IPN

I I {II

fUL

Jljltl

FL

P

Jl

GT

g;