SU1660145A1 - Pseudorandom non-stationary pulse stream generator - Google Patents

Description

The invention relates to a pulse technique and, in particular, to instrumentation technology. The purpose of the invention is to improve the accuracy of the formation of the specified characteristics of the generated stream is achieved by introducing into the generator a pseudo-random unsteady stream of pulses of the decoder, a group of transducers

7.1-7.Ν code-probability, sensor 10 codes and the formation of new functional relationships. The drawing also shows: 1 clock pulse generator, 2 pseudo-random number generator, 3 pseudo-random number sequence generator, 4 digital functions generator, 5 Start bus, delay element 8, one-shot 9, digital-to-analog converter 11, comparison unit 12, And 13 element controlled key 14. 3 Il.

FIG. one

1660145 AG

1660145

The invention relates to a pulse

technology and can be used in instrumentation technology.

The aim of the invention is to improve the accuracy of the formation of the specified characteristics of the generated stream.

Figure 1 shows the structural electrical circuit of the generator of a pseudo-random unsteady stream of pulses; 2 and 3 are electrical functional diagrams of examples of implementing a pseudo-random number sequence generator and a digital function generator.

The pseudo-random non-stationary stream of pulses (figure 1) contains a series-connected clock generator 1, a generator of 2 pseudo-random numbers and a generator of 3 pseudo-random number sequences, the information inputs of which are connected to the information inputs of the digital function generator 4, the control input of which is connected to the Start 5 bus ", decoder 6, the outputs of which are connected to the control inputs of the converters

7.1-7.Ν code-probability of a group of converters code-probability, delay element 8, the output of which is connected to the input of the one-shot 9, 10 stroke sensor, digital-to-analog converter 11, comparison unit 12, the output of which is connected to the second input of the AND 13 element, whose output connected to the control input of the controlled key 14, the input of which is connected by the output of a digital-to-analog converter 11. The inputs of which are connected to the outputs of the generator 3 pseudo-random number sequences, the synchronization input of which is connected to the output of the generator and 1 clock pulses, with the input of the delay element 8 and with the synchronization input of the generator 4 digital functions, the outputs of which are connected to the first group of inputs of the comparison unit 12, the second group of inputs of which are connected to the second group of outputs of the generator 2 pseudorandom numbers, the fourth and third groups of outputs respectively, connected to the inputs of the bis decoder by the second groups of inputs of converters 7.1–7. Ν group coding probability, outputs and first groups of inputs of converters 7.1–7. Ν whose code-probability is connected according to But with the information inputs of the generator 4 digital functions using the corresponding output groups of the sensor 10 codes. The output of the one-shot 9 is connected to the first input element And 13.

3 pseudo random number generator

sequence (Fig, 2) contains a group of blocks 15.1-15.N memory, the outputs of which are connected to the first groups of inputs of the corresponding blocks 16.1-16, N compare the group of comparison blocks, the outputs of which are connected to the first inputs of the corresponding elements And 17.1-17.N elements 14, the outputs of which are connected to the synchronization inputs of the corresponding registers 18,1-18.N groups of registers, the outputs of which are the outputs of the generator 3 pseudo-random number sequences, which also contains a delay element 19, the output of which is connected to V by the inputs of elements I. 17.1-17.N of the group of elements I. The input of the delay element 19 is the synchronization input of the generator 3 pseudo-random number sequences, the information inputs of which are connected to the control inputs of the corresponding registers 18.1-18.N of the group of registers, the information inputs of the registers 18.1 - 18 .Ν which are interconnected, with the inputs of the blocks 15.1-15.N of the group memory, with the second groups of inputs of the 16.116.N blocks of comparison and are the group of inputs of the generator 3 pseudo-random number sequences. Consistently connected block 15.ί memory, block 16.1 comparison, element 14 17.ί and register 18.ί

(I = 1,2 ..... Ν) are a generator

pseudo-random binary numbers with a given distribution law.

The generator 4 digital functions (fig.Z) contains a group of elements OR 20.1-20.Ν, the outputs of which are connected to the synchronization inputs of the corresponding dividers

21.1-21.N frequencies of a group of frequency dividers, the outputs of dividers 21.1-21.Ν whose frequencies are connected to the synchronization inputs of the corresponding counters 22.1-22.N pulses of a group of pulse counters, the outputs of the counters 22.1-22. whose pulses are connected to the inputs of the corresponding blocks 23.1 -23.N memory of a group of memory blocks, the outputs of which are the outputs of the generator 4 digital functions, which also contains a group of flip-flops 24.124.Ν, the outputs of which are connected to the first inputs of the corresponding elements OR 20,1-20.N groups of elements OR, the second inputs of the elements IL And 20.1-20.Ν which is connected to the synchronization input of the generator 4 digital functions, input up. pressure of which is connected to the inputs of the installation of dividers 21.1-21.Ν frequency, with the inputs of the installation of counters 22.1-22.N pulses and with the inputs of the installation of flip-flops 24.1-24.. Information inputs z; Nerator 4 digital functions are connected to

1660145

control inputs of the corresponding blocks 23.1-23.N of memory of a group of blocks of memory. Each line of series-connected element OR 20.ί, frequency divider 21.1, counter 22.! pulses and a block of 5 23.ί memory, as well as a trigger 24.ί (ί =

= 1.2 ..... Ν) generates a digital function,

corresponding to the change in the intensity of this component of the generated flow of pulses. ten

The generator of a pseudo-random unsteady pulse stream (figure 1) works as follows

Under the action of pulses from the generator output 1 clock pulses at the outputs 15 of the generator 2 pseudo-random numbers appear uncorrelated uniformly distributed pseudo-random binary numbers. Binary numbers from the fourth group of generator 2 pseudo-random number outputs are converted into a position code (one at one of the outputs) by the decoder 6. Thus, at any given time, the unit potential with equal probability can be present only 25 at one of the outputs of the decoder 6.

Previously in the sensor 10 codes are installed binary codes of numbers CT .. ^ ν. supplied to the first groups of inputs of the corresponding converters 7.1–7. -7 30 code-probability, to the second groups whose inputs are supplied from the third group of outputs of the pseudo-random number generator 2, pseudo-random binary numbers evenly distributed in the range 35 [0.2 ^to -1]. In this case, the probability Pm of the fact that a single potential at the input of the M-th converter 7.M code-probability passes on its output

^р м = · (km <2 ^к - Ί), ⁴⁰

★

and the probability Pm of the fact that in this cycle the unit potential appears on the M-th information input of the generator 3 pseudo-random number sequences and ⁴ ^ generator 4 digital functions

n * _ _n - ν. km _ km

"M I / l" ι, ’

2 ^to - 1 2 ^to (2 ^to - 1)

where V is the number of inputs of the decoder 6. 50

Thus, the unit potential simultaneously arrives at the same-name inputs of the pseudo-random number sequence of the generator and the generator of 4 digital functions and causes at their outputs a pseudo-random numeric code and values of the digital function determining the amplitude distribution and intensity of this component of the resulting stream, respectively.

The digital code X of the function from the generator 4 output of digital functions is compared with (bit uniformly distributed binary code Υ from the second group of generator 2 pseudo-random number generator outputs in comparison block 12, the Comparison result is gated with a delayed one-shot pulse 9, the duration of which is the device’s output pulse. condition X> Υ pulse of the one-shot 9 passes to the output element And 13.

The probability of PM (g) of the appearance of a pulse of the M-th component of the flow at the output of the device relative to the moment of its launch on the bus 5 "Start"

PM (g)

Rm

Fm (1)

one

_ kmFm (U) 2 '' (2 ^to - 1) (2 ^С - 1)

where FM (1) is (-discharge digital binary code. Thus, the intensity of the M-th component

PM (1) = (oPM (1) =

(okm

-1) (2 ^P - 1)

• FM (C = VFM (1).

where ί ₀ is the oscillator frequency of 1 clock pulses: B is a constant.

When the output pulse of the element And 13 controlled key 14 switches to the opposite state and at its output a pulse is generated with an amplitude proportional to the code contained in this clock at the outputs of the generator 3 pseudo-random number sequences.

Thus, each component of the pulse flow at the output of the device varies (for example, decreases) in intensity in accordance with a given function FM (t) and has a specified amplitude distribution. The initial intensities of each component are given by codes to _m from the sensor outputs of 10 codes.

The next cycle of operation of the device begins with the moment the signal appears on the bus 5 “Start”, and the generation of digital functions in the generator 4 of digital functions begins anew.

Generator 3 pseudo-random number sequences (figure 2) works as follows. It consists of N identical pseudo-random binary number generators with a given distribution law.

Preliminarily, the required allocations of binary numbers proportional to the specified amplitude distributions are recorded in blocks 15.1–15.N of memory. Addressing each of the memory blocks 15.1-15.N

1660145

carried out uniformly from the first group of outputs of the generator of 2 pseudo-random numbers, and at the next address change, the output binary code X of the memory 15.1-15.N is compared with the uniformly distributed binary number Υ. The result of the comparison is gated by the delayed delay element 19 by clock pulses and, with a positive outcome (X> Υ), the next pseudo-random number (the address of the corresponding memory block 15.1) is written to the corresponding register 18.1,

The appeal to the corresponding register 18 occurs under the influence of a positive potential at one of the information inputs of the generator 3 of pseudo-random number sequences. At the same time, the outputs of the corresponding register 18.1 go from the third state to the active mode and at the generator 3 pseudo-random number sequence output there appears another pseudo-random number from the corresponding set with the given distribution law.

The digital function generator 4 (FIG. 3) consists of N independent function generators, each of which operates as follows. When a start pulse appears on the bus 5 “Start”, the dividers 21.121.N frequencies, counters 22.1–22.N pulses and triggers 24.1-24.N are reset to zero. In this case, the start pulse on the bus 5 “Start” must be synchronized with the clock frequency of the generator 1 clock pulses. In the absence of synchronization, the moment of the start of the generator of 4 digital functions may fluctuate within the period of the clock frequency of the generator 1 clock pulses.

The element OR 20.ί clock pulses arrive at the frequency divider 21.1, the division factor of which sets the rate of change of the digital function over time. The output pulses of the frequency divider 21.1 arrive at the counter 22.1 pulses, the sequential change of addresses at the output of which provides the serial output of the values of the digital function , previously recorded in block 23.1 of memory. After the change of all addresses, the pulse of the overflow of the pulse counter 22 L of pulses throws the trigger 24.1 into one state, thereby prohibiting the passage of clock pulses through the OR element 20.1. When the next start-up pulse appears on the 5 “Start” bus, the process described above is repeated,

During the operation of the generator 4 digital functions, the outputs are polled.

units 23.1-23.N of memory by a single potential at the information inputs of the generator 4 of digital functions (at each step a single potential can appear only on one of the information inputs). In this case, the outputs of the corresponding memory block 231 are activated (go from the third state to the active mode) and the output of the digital function generator 4 receives the value of the digital function corresponding to this address at the moment of polling.

Thus, the device provides the ability to switch the initial intensities of the signal components without introducing additional errors. This is due to the fact that each FM function, 7 specifying the law of varying the intensities of each component of the resulting stream over time, is recorded in memory blocks 23.1-23.N with a maximum degree of discreteness , which does not change in the process of switching the values of the initial intensities. The set values of the intensities are set using converters 7.1-7.Ν code-probability and can be calculated in advance with a high degree of accuracy.

In addition, the minimum possible interval between the output pulses of each component is equal to the period of the clock frequency of the generator 1 clock pulses and does not change when switching values of the initial intensity,

The decoder 6 allows to ensure equal probability of the appearance of signals at its outputs and eliminate the statistical dependence between the components of the resulting signal.

Converters 7.1-7.Ν code-probability carry out the thinning of the Bernoulli flow, bringing the characteristics of the output signal to Poisson.

Claims (1)

Claim A pseudo-random transient pulse flow generator containing a series-connected clock generator, a pseudo-random generator. numbers, a pseudo-random number sequence generator, a digital-to-analog converter and a controlled key, the control input of which is connected to the output of the element I, the first input of which is connected to the output of the one-vibrator, the input of which is connected to the output of the delay element, which is connected to the output of the clock generator and to the synchronization input generator of digital functions, the outputs of which are connected to the first group of inputs of the block с6160145 ten The output of which is connected to the second input of the element I, the start bus connected to the control input of the generator of digital functions, the second group of outputs of the pseudo-random number generator is connected to the second group of inputs of the comparator, characterized in that forming the given characteristics of the generated flow, a descrambler is entered into it, the outputs of which are connected to the control inputs of the corresponding converters, the code-probability group of the code-probability converters, and the sensor codes, the output group which odes are connected to the first groups of inputs of the corresponding 15 code-probability converters of code-probability group of converters, the second groups of inputs of which are connected to the third group of pseudo-random number generator outputs, the fourth group of outputs of which are connected to the decoder inputs, code-probability converters of the code-probability group of converters connected to information inputs of the digital generator functions and with information inputs of a pseudo-random number sequence generator, the synchronization input of which is connected to the output of the generator torus clock. 2 Phi 1.3