SU1525886A1 - Pulse shaper - Google Patents

Abstract

The invention relates to a pulse technique and can be used to build generator shapers of phase-shifted pulses with different durations and pauses between pulses. The aim of the invention is to increase the speed and reliability of the device. To achieve the goal, the elements of 2,3,8 delays are introduced into the pulse shaper. The pulse shaper also contains triggers 1.10, delay elements 4.5, element OR 6, element OR NOT and element NOT 9. 2 Il.

Description

(21) (22) (46) (72) (53) (56)

one

No. 44

4148940 / 24-21

11/18/86

11/30/89. Bul

A.G.Sabinin

621.374.2 (088.8)

Author's certificate number 1238221, cl. K 03 K 5/156, (54) FORMER OF PULSES (57) The invention relates to a pulsed technique and can be used to build shape-generators USSR 1984.

rotors of phase-shifted pulses with different durations and pauses between pulses. The aim of the invention is to increase the speed and reliability of the device. To achieve the goal, delay elements 2, 3, 8 are introduced into the pulse shaper. The pulse shaper also contains triggers 1, 10, delay elements 4, 5, the element OR 6, the element OR NOT and the element NOT 9. 2 Il.

ate ISD

SP

sc

00 9)

Phi.1

ten

15

The invention relates to a pulse technique, in particular, to a generator - pulse former, and to a pulse converter, having a single signal at the output, if there is a set of pulses at the input.

The purpose of the invention is to increase the speed and reliability of the device.

Figure 1 shows the functional diagram of the pulse former; figure 2 shows an example of the performance of the delay elements.

The pulse shaper (figure 1) contains the trigger 1, elements 2-5, delay, the element OR 6, the element IL-NOT 7, the delay element 8, the element NOT 9, the trigger 10, the input bus 11,. output tires 12-15. The counting input of the trigger 1 is connected to the bus 10, and its outputs through the delay elements 2-5 are connected to the inputs of elements 6 and 7. The output of element 6 through the serially connected elements 8 and 9 is connected to the R input of the trigger 10, S- the input of which is connected to the output of the element 7. The output buses 12-15 are connected to the corresponding outputs of the flip-flops 1 and 10.

Each of the elements 2-5 and 8 delay (figure 2) consists of resistors 16 and 17, the variable resistor 18, the capacitor 19 and the transistor 20.

The pulse shaper operates as follows.

20

thirty

ki The time constant L of delay elements 2 and 3 is chosen to be significantly less than the constant time C Sc of the delay elements 4 and 5.

When negative voltage drops are received from trigger 1 to the inputs of delay elements 3 and 5, an exponentially increasing positive voltage front arises at their outputs. The rise time of the front at the output of element 3 is significantly less than the rise time at the output of element 5. Upon receipt of positive voltage drops from trigger 1 to the inputs of delay elements 2 and 4, a negative voltage drop occurs with a steep front at their outputs. The exponentially rising edge and the negative voltage drop from the outputs of elements 2 and 3, 4 and 5 delays arrive at the inputs of the elements OR 6, and OR-NOT 7.

At the output of the element OR 6, a narrow negative pulse with a steep negative front and an exponentially increasing positive front is formed. At the output of the element OR-NOT 7, a positive impulse is formed with a steep positive front and with an exponentially decreasing negative front. The duration of the negative pulse from the output of the element OR 6 is significantly less than the duration of the positive pulse from the outgrowth element. When a positive moment arrives OR-NOT 7. pulse to the counting trigger input 1 sec. arrives at the input front of this pulse. From the direct and inverse outputs of the trigger 1, positive and negative voltage drops are generated, which are fed to the inputs of the elements 2-5 within 40

element 8 delay. Permanent condenser charge time

Mr. R,

in delay element 8, a small, less than constant time in delay elements 2 and 3 is selected. On the steeply negative front of the negative pulse from the output of the IL 6 element, at the output of the delay element 8 a positive pulse is formed with an exponentially increasing positive front. This creates a delay of the positive front of this pulse 50 from the output of element 8 relative to the steep positive front of the positive pulse from the output of the element OR-NOT 7.

handles.

The delay elements in the device work as follows (figure 2).

I

When a negative pulse arrives at the input of the delay element through the resistor 16, the transistor 20 is closed and the capacitor 19 is charged with a constant time. At the output of the delay element, an exponentially increasing voltage occurs. On the positive edge of the input pulse, the transistor 20 opens and the capacitor 19 is instantaneously discharged through the open transistor 20. JIa the output of the delay element is formed by a steep negative front voltage

five

five

0

0

ki The time constant L of delay elements 2 and 3 is chosen to be significantly less than the constant time C Sc of the delay elements 4 and 5.

When negative voltage drops are received from trigger 1 to the inputs of delay elements 3 and 5, an exponentially increasing positive voltage front arises at their outputs. The rise time of the front at the output of element 3 is significantly less than the rise time at the output of element 5. Upon receipt of positive voltage drops from trigger 1 to the inputs of delay elements 2 and 4, a negative voltage drop occurs with a steep front at their outputs. The exponentially rising edge and the negative voltage drop from the outputs of elements 2 and 3, 4 and 5 delays arrive at the inputs of the elements OR 6, and OR-NOT 7.

At the output of the element OR 6, a narrow negative pulse with a steep negative front and an exponentially increasing positive front is formed. At the output of the element OR-NOT 7, a positive impulse is formed with a steep positive front and with an exponentially decreasing negative front. The duration of the negative pulse from the output of the element OR 6 is significantly less than the duration of the positive pulse from the outgrowth of the element OR NOT 7. From the output of the element of RSHI 6, a narrow negative pulse goes to the input

0

element 8 delay. Permanent condenser charge time

Mr. R,

in delay element 8, a small, less than constant time in delay elements 2 and 3 is selected. On the steeply negative front of the negative pulse from the output of the IL 6 element, at the output of the delay element 8 a positive pulse is formed with an exponentially increasing positive front. This creates a delay of the positive front of this pulse 50 from the output of element 8 relative to the steep positive front of the positive pulse from the output of the element OR-NOT 7.

The element NOT 9 inverts the positive pulse to the negative, the negative front of which is delayed relative to the steep positive front of the positive impulse from the output of the element OR NOT 7. The R-input is set to O of the trigger 10 - a short negative impulse with a delayed negative front comes. A positive impulse of long duration with a steep positive front and with an exponentially 1C1 descending negative front comes to the S-input - setting in 1 trigger 10. In the initial state, the S input of the trigger 10 receives the voltage O — the potential to prohibit the switching of the trigger 10. The R input receives the voltage 1 — the potential to enable the switching of the trigger 10. The forward and inverse outputs of the trigger 10 establish a voltage of 1 and O respectively.

When a positive pulse of long duration arrives at the S-input of a trigger 10, with a steep positive front and an exponentially declining negative front, a switching resolution signal is formed on a steep positive front.

trigger 10 at the S-input - set to 1. The R-input of the trigger 10 simultaneously receives a negative pulse of short duration with a delayed negative front relative to the steep positive edge of the pulse at the S-input of the trigger 10.

The trigger 10 is switched with a delay on the negative edge of the pulse when the voltage at the R input of the trigger reaches the switching threshold of the trigger. The trigger switching threshold will be delayed by delay element 8 and HE element 9 with respect to a steep positive edge of a positive pulse at the S input of the trigger producing an input resolution signal for switching trigger 10. A negative edge delay with respect to a positive pulse edge

thirty

35

40

Claims (1)

charge time of the capacitor 9 C - R; C In the 2-5 and 8 delay elements and the switching thresholds of the trigger 10, and can be used to implement a phase shifted pulse generator of various durations and pauses by connecting the required number of such pulse shapers into a ring. Invention Formula Pulse generator containing the element NOT, the OR element, the first trigger, the counting input of which is connected to the input bus, and the outputs through the first and second delay elements are connected to the first and second inputs of the OR-NOT element, the output of which is connected to the S-input of the second trigger whose outputs are connected to the output The R- and 5-inputs of the trigger 10 provide for the tires, characterized by the switching speed of the trigger, which, in order to increase the speed of the 10, determined by the speed of the switch and the reliability, are entered into it key this trigger. At the inverse output of the trigger 10, a positive voltage drop is formed with a steep positive front determined by the switching speed of the trigger Y. With the end of a short short pulse at the R input of the trigger 10, a voltage 1 is set. key trigger on the R input. An exponentially decreasing long duration voltage is applied to the Z-input of the trigger, before the voltage of the trigger switch threshold via the S input at the inverse of the trigger output a flat top of the positive pulse is formed. When the switching threshold at the 5-input of the trigger reaches an exponentially decreasing voltage, O, the latter switches at the speed determined by the switching speed of the trigger. At the inverse of the trigger output 10, a positive pulse is formed with steep positive and negative fronts and a flat top defined by the constant charge time of the capacitors in delay elements 2-5 and 8 and the trigger switching threshold time at the R and S inputs. Thus, a pulse former generates pulses, the duration of which is determined by a constant thirty 35 40 charge time of the capacitor 9 C - R; C In the 2-5 and 8 delay elements and the switching thresholds of the trigger 10, and can be used to implement a phase shifted pulse generator of various durations and pauses by connecting the required number of such pulse shapers into a ring. Invention Formula Pulse generator containing the element NOT, the element OR, the first trigger, the counting input of which is connected to the input bus, and the outputs through the first and second delay elements are connected to the first and second input of the element OR NOT, the output of which is connected to the S input of the second trigger whose outputs are connected to the output  tires, characterized in that, in order to improve speed and reliability, 50 the third, fourth and fifth delay elements, with the outputs of the first trigger through the third and fourth delay elements connected to the first and second inputs of the OR element, the output of which is connected to the R input of the trigger through the series-connected fifth delay element. Shig2 L