SU1474729A1 - Indicator - Google Patents

Abstract

The invention relates to automation and computing and can be used in information display systems. The purpose of the invention is to increase the reliability of the device by reducing the level of impulse noise. The goal is achieved by the fact that a device containing a generator of 1 clock pulses, a sensor 2 of constants, a memory block 3, indicators 4, elements AND 5, delay elements 6 are inserted, which ensures that the indicator segments are turned on and off at the beginning and end of each interrogation pulse from the bits with a delay relative to each other, and the control input current does not change by a jump, but by steps on the enable input — turn off each segment. 2 Il.

Description

I vj Ј SB

Phie.1

11474729

The invention relates to automation, computing and measurement technology and can be used in devices for the visual presentation of information.

The aim of the invention is to increase the reliability of the device by reducing the level of impulse noise.

FIG. 1 shows the structured JQ pixels of a given bitmap.

scheme of the proposed device; in fig. 2 - time diagram of his work.

The device contains a generator of 1 clock pulses, a sensor 2 const a block of 3 memory, indicators 4, elements AND 5, elements 6 of a delay.

The clock pulse generator 1 includes the pulse generator itself with a frequency determined by the condition of obtaining a flicker-free image, and a standby multivibrator for producing a pulse for triggering the delay elements 6.

The device works as follows.

Under the action of pulses from the clock pulse generator 1, the sensor 2 of the constants signals the outputs of the first group sequentially polls the bits of the indicators 4, giving the enabling signals to the control input of each of the bits, and the signals from the outputs of the second group (in the address code of memory block 3) - bits of memory block 3. The polling signal on the control input in this bit of indicator 4 highlights the symbol, code, which is currently on the information (segment) inputs of the indicator, i.e. information related to this bit. An image of the next bit is then generated.

The signals from the second output of the generator 1 are fed to the input elements 6 of the delay. The pulse duration in this signal is somewhat less than the period of the generator 1, so that before the next polling signal it would be possible to gradually turn off the signals at the segment inputs of indicator 4. And elements 5 first include one of the elements of the information combination (and, therefore, one pixel of the polled digit ), then through the delay time of one delay element, the second element is added to the included element, then the third, and so on. to the last item. With for

holding and turning off the segments. Thus, on the leading edge of the pulse from the pulse generator 1, the elements of the image being polled at the moment start to turn on, and on the rear edge - the elements are turned off. And by the end of the polling pulse, all 25

thirty

,15

20

35

40

45

50

five

are turned on. Then, the signal from generator 1 starts polling the next bit, and so on.

Thus, instead of two current surges at the beginning and end of a polling pulse with amplitude „„ „1 segm, where t is the number of segments in a symbol that a known device had, when polling the discharge of the proposed device there will be 2 m current surges with amplitude 1 segie, where 1 segm - current of one switched on segment. Accordingly, by decreasing the amplitude of the switched currents by m times, the level of impulse noise will decrease.

Claims (1)

Such a decrease in the level of impulse noise will increase the reliability of the device for indication, and it will decrease the probability of failures in the elements with the memory of the device for indication, which will increase the reliability of the output information. Invention Formula A display device comprising a clock pulse generator, the first output of which is connected to the input of a constant sensor, the outputs of the first group of which are connected to control inputs of the indicators, and the outputs of the second group are connected to address inputs of a memory unit whose outputs are connected to the first inputs of the And, and the information inputs are the device inputs, characterized in that, in order to increase the reliability of the device by reducing the level of impulse disturbances, sequentially connected elements are introduced into it delays, the outputs of which are connected to the second inputs of the elements I, the outputs of which are connected to the information inputs of the indicators, the input of the first delay element connected to the second output of the clock generator, the outputs of the second group of the sensor contact are connected to the address inputs of the memory unit. Out 5l. 1 Out 5l. 2 Exit.Ј5l.1 U,  popehi About interference add. FIG. 2