SU1448401A1 - Programmable pulser - Google Patents

Abstract

The invention can be used for dp digital control of the duration and period of the pulse. The purpose of the invention — improving reliability by eliminating failures at the moments of supplying and terminating the controller while simplifying the device — is achieved by excluding from the prototype of a clocked trigger, two AND-NOT elements, the AND element and the NOT element, and introducing the AND-OR element 7 and novas communications. The device contains a pulse counter 1, the first 2 and second 3 blocks of comparison, the first 4 and second 5 code sensors, a one-shot; 6, trigger 8, input bus 9, control bus 10, reset bus 11, output bus 12. At the same time, the device operates such that at the time the control signal ends on bus 10 and the output pulse is formed on output bus 12 on the output of the AND-OR- NOT 7 remains low potential and counter 1 continues counting until completion of the formation of the last pulse with the programmed multiplicity. 1 il.

Description

chg

The invention relates to a pulse technique and can be used to digitally control the duration and period of the pulses.

The aim of the invention is to increase reliability by eliminating the possibility of failures at the moments of supplying and terminating the control signal while simplifying the device by introducing into the device an AND-OR-NOT element and new connections.

The drawing shows a functional diagram of the proposed device.

The device contains a counter of 1 pulses, the first 2 and second 3 blocks of the equation, the first 4 and second 5 code sensors, one-shot 6, the element AND-OR-HE 7, three gage 8, input bus 9, control bus 10, bus 11. reset and output bus 12.

The counting input of counter 1 is connected to the input bus 9, the reset input is connected to the output of the AND-OR- NOT 7 element, the first and third inputs of which are combined and connected to the output of the one-vibrator 6 and the first R input of the trigger 8, the second and fourth inputs of the I- element OR are NOT connected respectively to the control pin 10 and to the output pin 12 connected to the output of the trigger 8. The second R input of the trigger 8 is connected to the reset bus 11, and the S input of this trigger is connected to the output of the block 2 of the comparison. The first inputs of blocks 2 and 3 of the comparison are connected bit by bit to the outputs of sensors 4 and 5 of the code, respectively, and the second inputs are connected to the corresponding outputs of the counter. The output of block 3 of the comparison is connected to the input of the one-shot 6.

The device works as follows.

A negative signal coming through the reset bus 11 to the R input trigger 8 sets the last to the initial Snrrvoye (state. At the same time, both elements AND I-NL-HE 7 elements are closed by a low potential; they go to their second inputs from the control bus 10 and from the output of flip-flop 8, respectively. At the output of the I-ShSh-HE 7 element, there is a high potential that keeps the counter 1 in the zero state.

When a resolution signal is applied via the control bus 10 to the second input of the first element AND of the AND-OR-HE 7, on the per-input of which there is a high potential from the output of the one-shot 6, this element opens and

A low potential is formed, which allows the counting of pulses delivered from the input bus 9 to the counting input of counter 1. Information from the output of counter 1 is fed to the second inputs of comparison units 2 and 3, the first inputs of which receive information respectively from sensors 4 and 5 of the code pauses between pulses and the code of the pulse following period. When the information at the inputs of block 2 of the comparison compares, a negative pulse from its output goes to the S-input of the trigger

8 and sets it to one. A high potential from the output of the trigger 8 is supplied to the output bus I2 and to the second input of the second element AND of the I-III-NE 7 element, at the first input of which there is a high potential from the output of the one-vibrator 6. Thus, the operation of the device is blocked by the control signal. Therefore, at the end of the control signal at the time of the formation of the output pulse on the output bus 12, the output potential of the AND-OR-NOT 7 element remains low and the counter 1 continues to count the pulses.

When the information coincides at the inputs of the comparison unit 3, a negative pulse is generated at its output, which triggers the one-shot 6. At the output of the one-shot 6, a negative pulse is generated, the duration of which is selected from the condition of resetting the counter 1 and the trigger 8. This pulse goes to the R-trigger input 8 , returning it to its original state, and to the first inputs of the AND-OR-NOT 7 elements of the element, will form at its output a positive pulse, which resets the counter 1-.

If the enable signal is present, the device cycle is repeated, and if there is no enable signal, then the second inputs of the AND-OR-NOT 7 element have a low potential from the control bus 10 and the output of the trigger 8, respectively, and the output of the AND element - OR-NOT 7 high potential, which keeps the counter 1 in the zero state, i.e. The device is in the initial state.

1A48L01

Claims (1)

The proposed device in comparison with what, in order to improve the reliability of the prototype, has one trigger to eliminate the possibility of failures in instead of two and the AND-OR-NOT element for the two moments of the AND-NOT element, AND AND signal while the device is NOT being installed at the same time, an AND-OR-NOT element is introduced into it, the output of which is the connection formula of the invention with the counter reset input, The programmable pulse-input generator of which is connected to the input shisas, which contains a trigger, one-shot, first and third inputs of the element a torus, two blocks of comparison, the first I-AND-OR-NOT are merged and connected to whose holes are connected in bit with the output of the one-shot, the input of which by moves of the respective code sensors connected to the output of the second unit and the second inputs are with the corresponding comparison, the second and fourth inputs the outputs of the pulse counter, the output 15 of the AND-OR-NOT is connected to the corresponding first comparison unit is connected directly with the control bus and the output The S-input of the trigger, the first R-input with a co-bus connected to the output is trigly connected to the code of the one-wave, the second R-input of which is connected torus, characterized in that, with a reset bus.