SU1293733A1 - Multichannel device for exchange information - Google Patents

Abstract

The invention relates to the field of computer technology and can be used in multi-machine computing complexes for connecting computers. The aim of the invention is to increase reliability by reducing hardware costs. The device contains a generator of 1 pulses and p G9 20 23 21 channels 2 exchange, each of which includes the counter 3 source addresses, the counter 4 addresses of the receiver, the counter 5 data, the receiving register 7 of the address of the receiver, the receiving register 8 data, transmitting the register 9 addresses source, transmitting receiver address register 10, transmitting data register 11, comparators 12, 13, 14, element 15, bus driver 16, exchange channels are interconnected by buses: clock 17, information 18, initial setting 19. For connecting the exchange channel with subscribers have from bus: 20 - input bus of address of its address, its subscriber, 21 - input bus of address of receiving subscriber, 22 - input of data bus, 23 - output bus of transmitting subscriber, 24 - output bus of address of receiving subscriber, 25 - output data bus, 26 acknowledgment bus, 27 - transmission confirmation bus. 1 il. i l 18 Q ID (L to from 00 00 00 g 22 25 ZS 27 W that2U2kg7 22 24 25

Description

. about

11.2937

The invention relates to computing technology and can be applied in multi-computer computing complexes for computer communication between soy .5

The purpose of the invention is to increase reliability by reducing hardware costs.

The drawing shows the functional diagram of the device. . YU

The device contains a generator of 1 mpuls and n exchange channels 2, each of which includes a counter 3 source addresses, a counter 4 receiver addresses, a data counter 5, the receiving register 6 of the source address, the receiving register 7 of the receiver's address, receiving register 8 data, transmitting the source address register 9, transmitting the receiver address register 10, transmitting the data register 11, comparators 12-14, AND 15, bus driver 16. The exchange channels are interconnected by clock buses

17, informational (confirmation)

18, the initial installation 19. Each exchange channel of the computing system is connected to an external device (subscriber) through the following connections; output bus 20 of the address of the transmitting subscriber, input bus 21 of the address of the receiving subscriber, input bus 22 of the data, output bus 23 of the address of the transmitting subscriber, output bus 24 of the address of the receiving subscriber 5, output bus 25 of the data

26 acknowledgment, bus 27 acknowledgment of the check.

The operation of the device is based on the parallel deployment of pereschka parameters in time: data, addresses of the transmitting and receiving subscribers. For this, the exchange channels contain for each parameter a counter, a receive register, a transmit register and a comparator. Corresponding registers and channel counters have the same width, J

If the coefficients, the counts are recalculated mutually simple, i.e. non-multiples of each other, then the total number of different combinations of states of these counters with parallel counting of pulses from one source is equal to the product of the conversion factors. In this case, it becomes possible to transfer via trunk buses connecting the exchange channels.

thirty

40

45

about

37

five

0

0

five

332

only acknowledgment signals, which allow ocyiuecTBHTb to addresslessly exchange information and have all transfer parameters in each exchange cycle.

The device also makes it possible to transmit transmissions, since each transfer is recorded in all exchange modules. The unaddressed information transfer in a multi-channel device makes it possible to increase the noise immunity of the exchange, since single failures in the information lines and counters change only lower-order The parameters of the perceptual parameter do not affect the result with appropriate coding.

The device works as follows.

After turning on the power, before starting work, the meters are phased out, since their relative states are undefined. For the initial phasing, the bus 21 receives the initial setup signal, after which all the meters are reset and start a synchronic counting of pulses coming from generator 1. It is assumed that all exchange channels 2 have a common zero bus (not shown) . To implement the exchange, the external device (subscriber) loads the pedestrian parameters into registers 9-11 after the counters 3-5 of all channels are in the required state, i.e. contain the parameters of the terminal, the comparators 12-14 simultaneously produce comparison signals that pass through the element 15, switch the bus driver 16 from receiving the confirmation information from the bus 18 to outputting zero line to the line. In this case, the registers 6-8 of all exchange channels, except the transmitting one, from counters 3-5, rewrite the information that corresponds to the desired one, and at the output 26 of each exchange channel a signal confirming the presence of information appears. Subscribers analyze the contents of their registers 7 of the address of the receiver, and all other information is taken up by the exchange channel for which the contents of register 7 match its own address. In this way, information can be exchanged.

 31293733

exchange analogs computing. After the termination of the cycle by the information, the transmitting subscriber restarts the transmitting modes with the parameters of the next 5 ki, if necessary, or register 10 with the address of the carrier (fictitious) receiver of the repeating information loop repeater, W,

p and s and t t in c n l to n. with him hell you kt sa da m vh ab and kina. no way re les

Claims (1)

Invention Formula A multichannel device for exchanging information between subscribers, containing a pulse generator and n exchange channels, each of which contains a transmitting source address register and a first comparator, while the information input of the transmitting source address register is the input of the device to connect to the output address bus. abanent, and the output of the transmitting register of the source address is connected to the first input of the first comparator, characterized in,. that, with the purpose of reducing hardware costs, the second and third comparators are entered into each exchange channel, transmitting the receiver address register, transmitting the data register, source address counter, receiver address counter, data counter., receiving source address register, receiving receiver address register, the data register, the bus driver and the I element, in each exchange channel, the inputs of the transmitting addresses of the receiver and the data are connected to the inputs of the device to connect to the output bus of the receiving subscriber address and a local output data bus in each channel obme Editor L. Pchelinska Order 388/54 Compiled by G. Sternin Tehred L. Oleynik Proofreader S. Sirohman Circulation 673 Subscription VNIIPI USSR State Committee for inventions and discoveries 113035, Moscow, Zh-35, Raushsk nab. 4/5 Production and printing company, Uzhgorod, Projecto st., 4  , five 5 0 .5 0 0 the outputs of the transmitting registers of the receiver's address and data are connected respectively to the first inputs of the second and third comparators, and the output of the counter of the source address is connected to the input of the receiving register of the source address and to the second input of the first comparator, the output of the counter of the address of the receiver and with the second input of the second comparator, the data counter of the data counter is connected to the input of the receiving data register and to the second input of the third comparator, the outputs of the first, second and third comparator The connectors are connected to the inputs of the I element, the output of which is connected to the control input of the bus driver and the output of the exchange channel of the device for connecting to the subscriber transfer confirmation bus, the output of the bus driver, connected to the control inputs of the receiving registers of the source address, receiver address and data are output the devices for connecting to the subscriber’s acknowledgment bus, the output registers of the source address, the receiver address and the data are the outputs of the device exchange channel for connecting to the input buses of the address of the transmitting subscriber, the address of the receiving subscriber and data, and the bus of the initial installation of the device are connected to the installation inputs of the counters of the source address, the address of the receiver and data of all exchange channels, the output of the pulse generator is connected to the counting inputs of the counters of the source address, ad-. - The receiver and data points, the main inputs / outputs of the bus terminals of the flippers of all communication channels are interconnected.