SU1211743A2 - Interface for linking digital computer with peripherals - Google Patents

Description

The invention relates to computing technology and can be used in automatic control systems having a digital computer (DVM) and is an improvement of the device according to the author. No. 849190.

The aim of the invention is to increase the transmission capacity of the device.

Figure 1 presents the block diagram of the device; FIG. 2 shows an example of the implementation of the decoupling elements of a block.

reconciliation.

The device contains (Fig. 1) a communications register 1, an addressing block (register) 2, a control word register 3, an AND 4 item, a switch of 5 modes, a matching block 6 connected to a digital computer 7 and an external device 8, an encoder 9 , interrupt register 10, exchange direction trigger 11, pulse generator 12, AND 13 element, shift register 14, AND elements 15 and 16, trigger 17 of the Direct Access (ND) application, trigger 18 (ND) trigger 19 of the exchange direction for ND, buses 20 and 21 of the exchange direction and bus 22 of the exchange of the exchange, bus 23 signal end of the exchange, bus 24 and 25 request interrupted and interrupt vector reset, bus 26 and 27 addresses, bus 28 and 29 of the controller and resolution of LP, bus 30 for acknowledgment of receipt of transmission permission in the LP mode, bus 31 and 32, specifying the direction of exchange in the direct exchange mode, bus 33 and 34 of synchronization of the exchange in ND mode, tires 35 and 36 data.

Communication register 1 is used to store data transmitted from an external device to a digital computer or in the opposite direction. Unit 2 addressing is designed to record the address at which information is exchanged. Control word register 3 provides for: writing and storing the address of the interrupt vector. The switch 5 modes serves to set the modes of reading or writing information when the devices operate in the mode of data exchange using software.

The matching unit 6 provides for galvanic isolation between the external device and the interface device and is a set of enabling elements, the number of which is determined by the number of inputs and outputs of the unit. Example possible

0

five

0

five

0

five

0

five

0

five

The structure of the isolating elements is shown in FIG. In this case, the optocouplers 37 are designed to implement galvanic isolation between the inputs and outputs of the matching unit 6. Trunk amplifier 38 and the HE element 39 are matching elements. FIG. 2. Presents: a - decoupling element, transmitting a signal from an external device to the interface device, .6 - an isolation element, transmitting a signal from the interface device to an external device.

The encoder 9 serves to form the code of the address of the interrupt vector. Break register 10 is for recording an interrupt request signal.

The trigger 11 of the exchange direction is designed to record a signal that determines the direction of the exchange of information when exchanging data using software tools. The generator 12 generates clock pulses. Element And 13 provides the passage of pulses from the generator 12 into the shift register 14, which is used to form the signals Read, Reset, Write, End of the exchange, if the bus 22 has a resolution signal produced by the digital computer 7. Elements And 15, 16, 4 provide the passage to the external device through the block 6 signals Read, Reset, Write, produced by the register 14 in accordance with the state of the trigger 11, which determines the direction of the exchange.

The trigger 17 of the ND application serves to generate an ND request signal to the channel. The trigger 18 ND generates a signal confirming the reception of the channel transmission permission and prohibiting the satisfaction of other channel requests. The trigger 19 for the exchange of ND directions determines the direction of information exchange in the direct mode.

The device works as follows.

The device provides two modes of operation: -, mode of data exchange between an external device and a computer using software and direct access mode.

If necessary, contact with digital computers,

which is currently performed,

There is no independent task or is on the background program Waiting, an external device on one of the interrupt request buses through block 6 outputs a signal to the register 10, each trigger of which is connected to one of the buses 24, and determines the priority level of this request.

At the same time, the request signal is fed to the inputs of the encoder 9, which forms the address of the interrupt vector. The generated address of the vector is fed to the inputs of register 3 and is stored in it until reading of its digital computer 7.

CVM 7, having received a signal from register 10 on one of the buses 24, estimates the priority level of the program being executed. If the priority of the request is higher, DVR 7 terminates the execution of the current program and outputs to the device via bus 25 a signal resetting register 10 and permitting the address of the pregloan vector from register 3 to bus 36 to DVR 7.

Having received the starting address of the new program, DVM 7 switches to its execution. If the priority of the current Bbmie program is the priority of the interrupt signal, DVR 7 ignores it until the end of the program execution.

Thus, external device 8 can actively intervene in the course of program execution and set data exchange modes.

If it is necessary to write information to one of the subscribers of the external device, in the process of executing the requested program, DV 7 sends the address of the subscriber to unit 2, sends the address of the subscriber to data 2, which must be written to selected subscriber, and sets the trigger 11 to the state that allows the passage of the Reset signals, and Record to the external device 8. Then, via the bus 22 of the DVR channel 7, sends to the input of the And 13 element a signal that allows the shift register 14 to start working. in from the generator 12 to the input of the shift register 14, the signals Read, Reset, Write and End of the exchange are produced sequentially, the last of which

2117434

bus 23 enters the digital computer 7 and reports the end of the recording process.

In the mode of reading information from the external device 8, the digital computer 7 via the address bus 26 passes into the block 2 the address of the subscriber of the external device 8 and via bus 0 sets the trigger 11 to the state allowing only the external device 8 to pass

(About the signal Read. Then, via bus 22, the digital computer 7 sends to the inputs of the AND 13 element a signal permitting the start of the shift register 14, at the outputs of which, as pulses arrive from the generator 12, the signals Read, Reset, Write and End of the exchange are formed, and in the external device 8 allows the passage of only the signal Read, in which

20, information from the subscriber of the external device 8 is read and written to register 1, from which information is read into digital computer 7. Signal The end of the exchange, which enters digital computer 7,

25 reports the end of the exchange, while removing the signal from the input of the element And 13, coming from the digital computer 7.

Thus, this exchange mode is implemented using software.

3Q funds.

The device provides for the joint operation of the digital computer 7 and the external device 8 in the ND mode. If it is necessary to exchange in the ND mode, the external device 8 triggers trigger 17 via block 6. At the output of trigger 17, a channel access request signal is generated, which is received via bus 28 to the digital computer 7, which, having received the request, releases the channel, regardless of the priority programs, and sends to the bus 29 a enable signal to the channel, resetting the flip-flop 17 and setting the flip-flop 18, the output of which sends a signal on the bus 30 confirming the reception of the channel transfer permission and prohibiting other requests from the channel la.

If it is necessary to write a large array of information from the memory of the external device 8 to the RAM of the digital computer 7, the external device 8 sets the trigger 19 of the exchange direction for the CD to the state that prepares the digital computer 7 55 to the data recording mode of the digital computer RAM 7. Next, the external device 8 gives to block 2 through block 6 the address of the cell RAM of the digital computer 7 and writes to register 1 in40

45

51

the formation that needs to be sent to this address. Then, the external device 8, via block 6, sends on the bus 33 a synchronization signal of the active device, via which the digital computer 7 records the contents of the communication register 1 to the RAM cell of the digital computer 7 whose address was specified in block 2..

At the end of the write cycle, the digital computer 7 outputs a synchronization signal from the passive device to the ninth device input via bus 34. Upon receiving this signal, external device 8 modifies the address of the RAM cell of digital computer 7 in block 2, writes new data to register 1, again synchronizes the signal active device, etc. After recording the entire array of information in the RAM of the digital computer 7, the external device 8 resets the trigger 18, thereby informing the digital computer 7 about the end of the exchange mode. DVM 7 goes to the execution of the interrupted program.

If it is necessary to read a large array of information from the RAM of the digital computer 7 to the external device 8, the latter sets the trigger 19 to a state that prepares the digital computer 7 for reading information from the RAM, writes to

117436

unit 2 is the address of the RAM cell of the digital computer 7, from which information will be read, and via bus 33 issues a synchronization signal of the active device. 5 A digital computer 7 writes the contents of the cell specified in block 2 to register 1 and sends, on bus 34, the synchronization signal of the passive device, which the external device 8 reads

10, the data from register 1 to its memory, the leakage modifies the address of the cell in block 2, and again, on bus 33, the synchronization signal of the active device, etc. The process continues until

15 receive the entire array of information in the memory of the external device 8, after which the external device 8 resets the trigger 18, thereby communicating with the DVR 7 about the end of the exchange mode. Thereafter

20 DVR goes to the execution of the interrupted program.

Thus, the proposed interface device provides an increase in comparison with the prototype.

25 throughput through the implementation of the direct access mode, which allows an external device to initiate a high-speed exchange of large amounts of information without the use of digital computer software.

Zhih

go a tz

2 ", t5i3,, js, ytt ,, ij ,,, va d

Output external system / t Vud external usschraistba

i

flow inlet

37

L

39

Zon Exit cof / racoSaHun Alignment blob input a.b.

2

Compiled by V. Vertlib Editor T. Parfenova Tehred L. Mikesh Corrector V. But ha

Order 642/54 Circulation 673 Subscription VNISHS USSR State Committee

for inventions and discoveries 113035, Moscow, Zh-35, Raushsk nab., 4/5

Branch PSh1 Patent, Uzhgorod, Proektna St., 4

Exit matching block.

eight

37

Claims (1)

DEVICE FOR PAIRING A DIGITAL COMPUTER MACHINE WITH EXTERNAL DEVICES on av, tsv. No. 849190, characterized in that, in order to increase the throughput of the device, a direct access request trigger, a direct access trigger and a direction of exchange direction for direct access are introduced into it, the fourth, fifth, sixth, seventh, eighth and ninth outputs of the block coordination are connected respectively to the reset input of the direct access trigger, the input of the installation of the trigger of the direct access request, the reset inputs and the installation of the trigger of the direction of exchange at direct bluntly, the synchronization output of the external device and the second input of the addressing unit, the output of which is the address output of the device, the installation input of the direct access trigger and the trigger of the direct access request are connected to the direct access permission input of the device, and the outputs are, respectively, the output of confirmation of receipt of transmission permission in direct access mode and the output of the direct access request of the device, the inverse and direct exits of the trigger of the direction of exchange when For direct access, they form the output of setting the exchange direction in the direct access mode • of the device, the seventh input of the matching unit is the synchronization input of the passive device. 8C_ ·· .1211743>