SG85106A1 - Soi substrate and method and system for manufacturing the same - Google Patents
Soi substrate and method and system for manufacturing the sameInfo
- Publication number
- SG85106A1 SG85106A1 SG9900695A SG1999000695A SG85106A1 SG 85106 A1 SG85106 A1 SG 85106A1 SG 9900695 A SG9900695 A SG 9900695A SG 1999000695 A SG1999000695 A SG 1999000695A SG 85106 A1 SG85106 A1 SG 85106A1
- Authority
- SG
- Singapore
- Prior art keywords
- manufacturing
- same
- soi substrate
- soi
- substrate
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01D—SEPARATION
- B01D46/00—Filters or filtering processes specially modified for separating dispersed particles from gases or vapours
- B01D46/42—Auxiliary equipment or operation thereof
- B01D46/48—Removing dust other than cleaning filters, e.g. by using collecting trays
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F24—HEATING; RANGES; VENTILATING
- F24F—AIR-CONDITIONING; AIR-HUMIDIFICATION; VENTILATION; USE OF AIR CURRENTS FOR SCREENING
- F24F3/00—Air-conditioning systems in which conditioned primary air is supplied from one or more central stations to distributing units in the rooms or spaces where it may receive secondary treatment; Apparatus specially designed for such systems
- F24F3/12—Air-conditioning systems in which conditioned primary air is supplied from one or more central stations to distributing units in the rooms or spaces where it may receive secondary treatment; Apparatus specially designed for such systems characterised by the treatment of the air otherwise than by heating and cooling
- F24F3/16—Air-conditioning systems in which conditioned primary air is supplied from one or more central stations to distributing units in the rooms or spaces where it may receive secondary treatment; Apparatus specially designed for such systems characterised by the treatment of the air otherwise than by heating and cooling by purification, e.g. by filtering; by sterilisation; by ozonisation
- F24F3/167—Clean rooms, i.e. enclosed spaces in which a uniform flow of filtered air is distributed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76259—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Combustion & Propulsion (AREA)
- Mechanical Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
- Element Separation (AREA)
- Filtering Materials (AREA)
- Weting (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10050650A JPH11251207A (ja) | 1998-03-03 | 1998-03-03 | Soi基板及びその製造方法並びにその製造設備 |
Publications (1)
Publication Number | Publication Date |
---|---|
SG85106A1 true SG85106A1 (en) | 2001-12-19 |
Family
ID=12864826
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG9900695A SG85106A1 (en) | 1998-03-03 | 1999-02-23 | Soi substrate and method and system for manufacturing the same |
Country Status (7)
Country | Link |
---|---|
US (1) | US20020004286A1 (fr) |
EP (1) | EP0940847A3 (fr) |
JP (1) | JPH11251207A (fr) |
KR (1) | KR100322194B1 (fr) |
CN (1) | CN1227964A (fr) |
SG (1) | SG85106A1 (fr) |
TW (1) | TW476113B (fr) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU4962399A (en) * | 1998-07-01 | 2000-01-24 | Exxon Chemical Patents Inc. | Elastic blends comprising crystalline polymer and crystallizable polymers of propylene |
KR100774066B1 (ko) | 1999-09-29 | 2007-11-06 | 신에쯔 한도타이 가부시키가이샤 | 웨이퍼, 에피택셜웨이퍼 및 이들의 제조방법 |
JP2002134375A (ja) * | 2000-10-25 | 2002-05-10 | Canon Inc | 半導体基体とその作製方法、および貼り合わせ基体の表面形状測定方法 |
US8507361B2 (en) * | 2000-11-27 | 2013-08-13 | Soitec | Fabrication of substrates with a useful layer of monocrystalline semiconductor material |
FR2851846A1 (fr) * | 2003-02-28 | 2004-09-03 | Canon Kk | Systeme de liaison et procede de fabrication d'un substrat semi-conducteur |
KR100572887B1 (ko) * | 2004-01-19 | 2006-04-24 | 삼성전자주식회사 | 케미컬 필터 및 이를 갖는 팬 필터 유닛 |
JP2005333072A (ja) * | 2004-05-21 | 2005-12-02 | Sumco Corp | 半導体基板の評価方法 |
KR20120011095A (ko) * | 2004-09-21 | 2012-02-06 | 소이텍 | 접합될 표면의 처리를 수반한 전달 방법 |
JP5109287B2 (ja) | 2006-05-09 | 2012-12-26 | 株式会社Sumco | 半導体基板の製造方法 |
JP5082299B2 (ja) | 2006-05-25 | 2012-11-28 | 株式会社Sumco | 半導体基板の製造方法 |
FR2910177B1 (fr) * | 2006-12-18 | 2009-04-03 | Soitec Silicon On Insulator | Couche tres fine enterree |
JP5469840B2 (ja) * | 2008-09-30 | 2014-04-16 | 昭和電工株式会社 | 炭化珪素単結晶基板の製造方法 |
US10896127B2 (en) * | 2013-01-23 | 2021-01-19 | Lucata Corporation | Highly configurable memory architecture for partitioned global address space memory systems |
CN104752311B (zh) * | 2013-12-27 | 2018-02-06 | 中芯国际集成电路制造(上海)有限公司 | 一种绝缘体上硅衬底及其制造方法 |
JP6137165B2 (ja) * | 2014-12-25 | 2017-05-31 | 株式会社Sumco | 半導体エピタキシャルウェーハの製造方法および固体撮像素子の製造方法 |
JP5923197B2 (ja) * | 2015-04-17 | 2016-05-24 | 株式会社日立国際電気 | 基板処理装置および半導体装置の製造方法 |
KR102321839B1 (ko) * | 2016-05-09 | 2021-11-05 | 어플라이드 머티어리얼스, 인코포레이티드 | 트랜지스터의 소스/드레인 영역 상의 에피택셜 필름에 대한 선택적 식각 방법 |
CN114828611B (zh) * | 2022-03-02 | 2023-02-17 | 深圳市兆兴博拓科技股份有限公司 | 一种pcb板上全自动贴装设备及贴装方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4983251A (en) * | 1985-06-20 | 1991-01-08 | U.S. Philips Corporation | Method of manufacturing semiconductor devices |
US5551984A (en) * | 1993-12-10 | 1996-09-03 | Tokyo Electron Kabushiki Kaisha | Vertical heat treatment apparatus with a circulation gas passage |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2633536B2 (ja) * | 1986-11-05 | 1997-07-23 | 株式会社東芝 | 接合型半導体基板の製造方法 |
US4962879A (en) * | 1988-12-19 | 1990-10-16 | Duke University | Method for bubble-free bonding of silicon wafers |
JP2517112B2 (ja) * | 1989-06-21 | 1996-07-24 | 松下電器産業株式会社 | クリ―ントンネル |
JP2850502B2 (ja) * | 1990-07-20 | 1999-01-27 | 富士通株式会社 | Soi基板の製造方法 |
JP3416163B2 (ja) * | 1992-01-31 | 2003-06-16 | キヤノン株式会社 | 半導体基板及びその作製方法 |
JP2723787B2 (ja) * | 1993-08-20 | 1998-03-09 | 信越半導体株式会社 | 結合型基板の製造方法 |
JP3352340B2 (ja) * | 1995-10-06 | 2002-12-03 | キヤノン株式会社 | 半導体基体とその製造方法 |
US5507847A (en) * | 1994-07-29 | 1996-04-16 | W. L. Gore & Associates, Inc. | ULPA filter |
TW444266B (en) * | 1998-07-23 | 2001-07-01 | Canon Kk | Semiconductor substrate and method of producing same |
-
1998
- 1998-03-03 JP JP10050650A patent/JPH11251207A/ja not_active Withdrawn
-
1999
- 1999-02-23 SG SG9900695A patent/SG85106A1/en unknown
- 1999-02-24 TW TW088102785A patent/TW476113B/zh not_active IP Right Cessation
- 1999-03-01 US US09/258,951 patent/US20020004286A1/en not_active Abandoned
- 1999-03-02 EP EP99301565A patent/EP0940847A3/fr not_active Withdrawn
- 1999-03-03 KR KR1019990007021A patent/KR100322194B1/ko not_active IP Right Cessation
- 1999-03-03 CN CN99102594A patent/CN1227964A/zh active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4983251A (en) * | 1985-06-20 | 1991-01-08 | U.S. Philips Corporation | Method of manufacturing semiconductor devices |
US5551984A (en) * | 1993-12-10 | 1996-09-03 | Tokyo Electron Kabushiki Kaisha | Vertical heat treatment apparatus with a circulation gas passage |
Also Published As
Publication number | Publication date |
---|---|
EP0940847A2 (fr) | 1999-09-08 |
TW476113B (en) | 2002-02-11 |
CN1227964A (zh) | 1999-09-08 |
KR100322194B1 (ko) | 2002-02-04 |
EP0940847A3 (fr) | 2000-07-05 |
JPH11251207A (ja) | 1999-09-17 |
US20020004286A1 (en) | 2002-01-10 |
KR19990077561A (ko) | 1999-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU4726397A (en) | Semiconductor device and method for manufacturing the same | |
AU2328499A (en) | Wafer cleaning method and system | |
EP1122769A4 (fr) | Dispositif a semi-conducteurs et procede de fabrication de ce dernier | |
AU1683800A (en) | Semiconductor device and production method thereof | |
EP0935275A4 (fr) | Ecran a plasma et procede de fabrication de cet ecran | |
EP0862208A3 (fr) | Dispositif semi-conducteur à mémoire et procédé de fabrication | |
EP1035615A4 (fr) | Antenne plane et procede de fabrication correspondant | |
EP1124271B8 (fr) | Capteur magnetique et son procede de production | |
AU1951097A (en) | Supporting element and method for manufacturing the same | |
EP1014453A4 (fr) | Dispositif a semiconducteur et procede de fabrication d'un tel dispositif | |
SG85106A1 (en) | Soi substrate and method and system for manufacturing the same | |
SG74643A1 (en) | Semiconductor device and method for fabricating the same | |
SG77707A1 (en) | Semiconductor device and method for manufacturing the same | |
AU2852799A (en) | Navigation device and method | |
AU2616500A (en) | Semiconductor fabrication method and system | |
AU4942599A (en) | Device and method for expansion forming | |
AU3876399A (en) | Waders and the method for manufacturing them | |
EP1052687A4 (fr) | Substrat soi et procede de fabrication dudit substrat | |
GB2311652B (en) | Semiconductor device and method for manufacturing the same | |
AU7809198A (en) | Electoluminescent device and method for producing the same | |
EP1120819A4 (fr) | Substrat soi et procede de fabrication correspondant | |
AU1183999A (en) | Semiconductor component and manufacturing method for semiconductor component | |
AU5138998A (en) | Semiconductor device and method for manufacturing the same | |
AU4032197A (en) | Semiconductor device and method for manufacturing the same | |
AU4802199A (en) | Semiconductor device and method for manufacturing the same |