SG141399A1 - System and method for managing system management interrupts in a multiprocessor computer system - Google Patents

System and method for managing system management interrupts in a multiprocessor computer system

Info

Publication number
SG141399A1
SG141399A1 SG200708959-2A SG2007089592A SG141399A1 SG 141399 A1 SG141399 A1 SG 141399A1 SG 2007089592 A SG2007089592 A SG 2007089592A SG 141399 A1 SG141399 A1 SG 141399A1
Authority
SG
Singapore
Prior art keywords
interrupt
processors
handling
multiprocessor computer
managing
Prior art date
Application number
SG200708959-2A
Other languages
English (en)
Inventor
Vijay Nijhawan
Madhusudhan Rangarajan
Wang Bi-Chong
Wu Wuxian
Original Assignee
Dell Products Lp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dell Products Lp filed Critical Dell Products Lp
Publication of SG141399A1 publication Critical patent/SG141399A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Bus Control (AREA)
SG200708959-2A 2006-09-29 2007-09-27 System and method for managing system management interrupts in a multiprocessor computer system SG141399A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/540,804 US20080082710A1 (en) 2006-09-29 2006-09-29 System and method for managing system management interrupts in a multiprocessor computer system

Publications (1)

Publication Number Publication Date
SG141399A1 true SG141399A1 (en) 2008-04-28

Family

ID=38701890

Family Applications (1)

Application Number Title Priority Date Filing Date
SG200708959-2A SG141399A1 (en) 2006-09-29 2007-09-27 System and method for managing system management interrupts in a multiprocessor computer system

Country Status (9)

Country Link
US (1) US20080082710A1 (pt)
CN (1) CN101154202B (pt)
BR (1) BRPI0703672A (pt)
DE (1) DE102007046947B4 (pt)
FR (1) FR2907932A1 (pt)
GB (1) GB2442354B (pt)
IE (1) IE20070692A1 (pt)
SG (1) SG141399A1 (pt)
TW (1) TWI401604B (pt)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090172232A1 (en) * 2007-12-28 2009-07-02 Zimmer Vincent J Method and system for handling a management interrupt event
US7802042B2 (en) * 2007-12-28 2010-09-21 Intel Corporation Method and system for handling a management interrupt event in a multi-processor computing device
US7707344B2 (en) * 2008-01-29 2010-04-27 International Business Machines Corporation Interrupt mitigation on multiple network adapters
CN101308469B (zh) * 2008-07-07 2011-08-10 成都市华为赛门铁克科技有限公司 一种软中断负载均衡的实现方法及设备
US7779191B2 (en) * 2008-07-29 2010-08-17 Nvidia Corporation Platform-based idle-time processing
US8122176B2 (en) * 2009-01-29 2012-02-21 Dell Products L.P. System and method for logging system management interrupts
KR20110097447A (ko) * 2010-02-25 2011-08-31 삼성전자주식회사 인터럽트 프록시 기능을 구비한 시스템 온 칩 및 그에 따른 인터럽트 프록시 처리방법
GB2484729A (en) * 2010-10-22 2012-04-25 Advanced Risc Mach Ltd Exception control in a multiprocessor system
CN102591821B (zh) * 2011-01-12 2015-08-26 中兴通讯股份有限公司 处理数据上报中断控制方法及装置
CN108399135B (zh) * 2018-03-02 2021-05-18 郑州云海信息技术有限公司 一种磁盘设备识别的控制方法以及相关装置

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4495569A (en) * 1982-06-28 1985-01-22 Mitsubishi Denki Kabushiki Kaisha Interrupt control for multiprocessor system with storage data controlling processor interrupted by devices
KR940001878B1 (ko) * 1990-03-08 1994-03-10 가부시끼가이샤 히다찌세이사꾸쇼 멀티 프로세서시스템 및 인터럽션 제어장치
US5125093A (en) * 1990-08-14 1992-06-23 Nexgen Microsystems Interrupt control for multiprocessor computer system
JP2729343B2 (ja) * 1992-08-28 1998-03-18 三菱電機株式会社 複数個の処理装置を有する情報処理システムおよびこの情報処理システムにおいて用いられる制御装置ならびに処理装置
US5671424A (en) * 1994-02-02 1997-09-23 Advanced Micro Devices, Inc. Immediate system management interrupt source with associated reason register
US5564060A (en) * 1994-05-31 1996-10-08 Advanced Micro Devices Interrupt handling mechanism to prevent spurious interrupts in a symmetrical multiprocessing system
US5708813A (en) * 1994-12-12 1998-01-13 Digital Equipment Corporation Programmable interrupt signal router
US5721931A (en) * 1995-03-21 1998-02-24 Advanced Micro Devices Multiprocessing system employing an adaptive interrupt mapping mechanism and method
US5996058A (en) * 1996-08-19 1999-11-30 Samsung Electronics Company, Ltd. System and method for handling software interrupts with argument passing
US6272618B1 (en) * 1999-03-25 2001-08-07 Dell Usa, L.P. System and method for handling interrupts in a multi-processor computer
US6282601B1 (en) * 1999-03-31 2001-08-28 International Business Machines Corporation Multiprocessor data processing system and method of interrupt handling that facilitate identification of a processor requesting a system management interrupt
US6633940B1 (en) * 1999-10-11 2003-10-14 Ati International Srl Method and apparatus for processing interrupts in a computing system
US20020099893A1 (en) * 2001-01-24 2002-07-25 Nguyen Tuyet-Huong Thi System and method for the handling of system management interrupts in a multiprocessor computer system
TW498213B (en) * 2001-04-18 2002-08-11 Via Tech Inc Method and chipset for supporting interrupts of system management mode in multiple-CPU system
US6952749B2 (en) * 2001-05-02 2005-10-04 Portalplayer, Inc. Multiprocessor interrupt handling system and method
US6981079B2 (en) * 2002-03-21 2005-12-27 International Business Machines Corporation Critical datapath error handling in a multiprocessor architecture
US7698689B2 (en) * 2002-08-13 2010-04-13 Phoenix Technologies Ltd. Method for meeting SMI duration limits by time slicing SMI handlers
US7321990B2 (en) * 2003-12-30 2008-01-22 Intel Corporation System software to self-migrate from a faulty memory location to a safe memory location
JP4577605B2 (ja) * 2004-07-30 2010-11-10 日立オートモティブシステムズ株式会社 電動ディスクブレーキ
US7200701B2 (en) * 2004-08-26 2007-04-03 Dell Products L.P. System and method for processing system management interrupts in a multiple processor system
US7689747B2 (en) * 2005-03-28 2010-03-30 Microsoft Corporation Systems and methods for an augmented interrupt controller and synthetic interrupt sources

Also Published As

Publication number Publication date
FR2907932A1 (fr) 2008-05-02
CN101154202A (zh) 2008-04-02
US20080082710A1 (en) 2008-04-03
DE102007046947A1 (de) 2008-05-21
GB2442354A (en) 2008-04-02
GB2442354B (en) 2009-06-17
TW200825925A (en) 2008-06-16
DE102007046947B4 (de) 2017-10-12
CN101154202B (zh) 2012-01-25
TWI401604B (zh) 2013-07-11
BRPI0703672A (pt) 2008-06-03
GB0719035D0 (en) 2007-11-07
IE20070692A1 (en) 2008-05-14

Similar Documents

Publication Publication Date Title
SG141399A1 (en) System and method for managing system management interrupts in a multiprocessor computer system
TWI494850B (zh) 通透地提供給作業系統之非對稱多核心處理器系統
US8549468B2 (en) Method, system and computer readable storage device for generating software transaction-level modeling (TLM) model
TWI461908B (zh) 於即時指令追蹤紀錄中之除錯動作的選擇性紀錄技術
JP5697609B2 (ja) 仮想化により導入される待ち時間の管理
TW201729034A (zh) 用於極端深度睡眠狀態之安全機制
US20140281409A1 (en) Method and apparatus for nearest potential store tagging
EP1855205A1 (en) Debug supporting device, and program for causing computer to execute debug processing method
US7444639B2 (en) Load balanced interrupt handling in an embedded symmetric multiprocessor system
JP6450705B2 (ja) 永続コミットプロセッサ、方法、システムおよび命令
WO2008092883A3 (en) Speculative throughput computing
WO2008127610A3 (en) Application interface on multiple processors
TW200517952A (en) Method and apparatus for counting instruction execution and data accesses for specific types of instructions
JP2011040087A (ja) コンピュータのメモリを参照する方法およびコンピュータ
WO2007118154A3 (en) System and method for checking the integrity of computer program code
HK1127414A1 (en) Multi-processor systems and methods of thread-level parallel processing
WO2007107707A3 (en) Computer architecture
US20140189398A1 (en) Techniques for platform duty cycling
CN104866443A (zh) 可中断存储独占
TWI256553B (en) Apparatus and method for hardware semaphore
WO2007076190A3 (en) Efficient task scheduling by assigning fixed registers to scheduler
US20170090925A1 (en) Instruction and Logic for Interrupt and Exception Handling
TW200517962A (en) Method and apparatus for selectively counting instructions and data accesses
Wu et al. Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation
TW200725243A (en) System power status reset processing method and system after power recovery of computer platform