SG11201806395SA - Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler - Google Patents

Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler

Info

Publication number
SG11201806395SA
SG11201806395SA SG11201806395SA SG11201806395SA SG11201806395SA SG 11201806395S A SG11201806395S A SG 11201806395SA SG 11201806395S A SG11201806395S A SG 11201806395SA SG 11201806395S A SG11201806395S A SG 11201806395SA SG 11201806395S A SG11201806395S A SG 11201806395SA
Authority
SG
Singapore
Prior art keywords
pipelined
algorithmic
core
processor
international
Prior art date
Application number
SG11201806395SA
Other languages
English (en)
Inventor
Robert Catiller
Original Assignee
Icat Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Icat Llc filed Critical Icat Llc
Publication of SG11201806395SA publication Critical patent/SG11201806395SA/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G06F15/7885—Runtime interface, e.g. data exchange, runtime control
    • G06F15/7889—Reconfigurable logic implemented as a co-processor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G06F8/447—Target code generation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Advance Control (AREA)
  • Logic Circuits (AREA)
  • Devices For Executing Special Programs (AREA)
  • Stored Programmes (AREA)
  • Microcomputers (AREA)
SG11201806395SA 2016-01-26 2017-01-26 Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler SG11201806395SA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201662287265P 2016-01-26 2016-01-26
PCT/US2017/015143 WO2017132385A1 (en) 2016-01-26 2017-01-26 Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler

Publications (1)

Publication Number Publication Date
SG11201806395SA true SG11201806395SA (en) 2018-08-30

Family

ID=59359078

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201806395SA SG11201806395SA (en) 2016-01-26 2017-01-26 Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler

Country Status (17)

Country Link
US (3) US20170212739A1 (ja)
EP (1) EP3408737A4 (ja)
JP (1) JP7015249B2 (ja)
KR (1) KR20180132044A (ja)
CN (1) CN108885543A (ja)
AU (1) AU2017211781B2 (ja)
BR (1) BR112018015276A2 (ja)
CA (1) CA3012781C (ja)
CL (1) CL2018002025A1 (ja)
CO (1) CO2018008835A2 (ja)
IL (1) IL279302B2 (ja)
MX (1) MX2018009255A (ja)
MY (1) MY191841A (ja)
PH (1) PH12018501591A1 (ja)
RU (1) RU2018130817A (ja)
SG (1) SG11201806395SA (ja)
WO (1) WO2017132385A1 (ja)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019193848A1 (ja) * 2018-04-03 2019-10-10 日本電気株式会社 心不全増悪度判定システム及び心不全増悪度判定方法
CN108958852A (zh) * 2018-07-16 2018-12-07 济南浪潮高新科技投资发展有限公司 一种基于fpga异构平台的系统优化方法
JP7123676B2 (ja) * 2018-07-20 2022-08-23 オムロンヘルスケア株式会社 生体データ測定システム及び生体データ測定方法
EP3611494A1 (en) * 2018-08-17 2020-02-19 Koninklijke Philips N.V. System and method for providing an indication of a person's gum health
WO2020099218A1 (en) * 2018-11-15 2020-05-22 My-Vitality Sàrl Self-monitoring and care assistant for achieving glycemic goals
KR101996842B1 (ko) * 2018-12-26 2019-07-08 (주)자람테크놀로지 사용자 정의 명령어 셋을 지원하는 하드웨어 고속 연산 결합형 risc-v 기반 연산 장치 및 그 방법
US11080227B2 (en) * 2019-08-08 2021-08-03 SambaNova Systems, Inc. Compiler flow logic for reconfigurable architectures
US20210076985A1 (en) * 2019-09-13 2021-03-18 DePuy Synthes Products, Inc. Feature-based joint range of motion capturing system and related methods
CN113222126B (zh) * 2020-01-21 2022-01-28 上海商汤智能科技有限公司 数据处理装置、人工智能芯片
CN111444159B (zh) * 2020-03-03 2024-05-03 中国平安人寿保险股份有限公司 精算数据处理方法、装置、电子设备及存储介质
KR20210151525A (ko) * 2020-06-05 2021-12-14 삼성전자주식회사 생체정보 추정 장치 및 방법
US11809908B2 (en) 2020-07-07 2023-11-07 SambaNova Systems, Inc. Runtime virtualization of reconfigurable data flow resources
CN111813526A (zh) * 2020-07-10 2020-10-23 深圳致星科技有限公司 用于联邦学习的异构处理系统、处理器及任务处理方法
US20220047165A1 (en) * 2020-08-12 2022-02-17 Welch Allyn, Inc. Dermal image capture
US11782729B2 (en) 2020-08-18 2023-10-10 SambaNova Systems, Inc. Runtime patching of configuration files
WO2022087032A1 (en) * 2020-10-19 2022-04-28 Woundmatrix, Inc. Wound measurement
US20220233093A1 (en) * 2021-01-22 2022-07-28 AsthmaTek, Inc. Systems and methods to provide a physician interface that enables a physician to assess asthma of a subject and provide therapeutic feedback
TWI768818B (zh) * 2021-04-08 2022-06-21 緯創資通股份有限公司 混合式體溫量測系統及其方法
EP4105827B1 (en) * 2021-06-14 2024-03-13 Tata Consultancy Services Limited Method and system for personalized eye blink detection
CN113703843B (zh) * 2021-09-24 2024-04-12 中国人民解放军军事科学院军事医学研究院 一种寄存器数据处理方法、装置及存储器
CN117311247B (zh) * 2023-11-30 2024-03-26 山东盛泰矿业科技有限公司 一种用于地下采矿的控制装置

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4291372A (en) * 1979-06-27 1981-09-22 Burroughs Corporation Microprocessor system with specialized instruction format
US5684980A (en) 1992-07-29 1997-11-04 Virtual Computer Corporation FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions
US5966534A (en) 1997-06-27 1999-10-12 Cooke; Laurence H. Method for compiling high level programming languages into an integrated processor with reconfigurable logic
US20060081971A1 (en) * 1997-09-30 2006-04-20 Jeng Jye Shau Signal transfer methods for integrated circuits
US6718457B2 (en) * 1998-12-03 2004-04-06 Sun Microsystems, Inc. Multiple-thread processor for threaded software applications
TW463175B (en) * 2000-03-01 2001-11-11 Winbond Electronics Corp Memory processing method and system
US7000213B2 (en) * 2001-01-26 2006-02-14 Northwestern University Method and apparatus for automatically generating hardware from algorithms described in MATLAB
US20030066057A1 (en) * 2001-02-23 2003-04-03 Rudusky Daryl System, method and article of manufacture for collaborative hardware design
US20070277036A1 (en) * 2003-05-23 2007-11-29 Washington University, A Corporation Of The State Of Missouri Intelligent data storage and processing using fpga devices
JP2006065786A (ja) 2004-08-30 2006-03-09 Sanyo Electric Co Ltd 処理装置
US7818725B1 (en) * 2005-04-28 2010-10-19 Massachusetts Institute Of Technology Mapping communication in a parallel processing environment
US7479802B2 (en) * 2007-03-09 2009-01-20 Quadric, Inc Programmable logic integrated circuit for digital algorithmic functions
US8214814B2 (en) * 2008-06-24 2012-07-03 International Business Machines Corporation Sharing compiler optimizations in a multi-node system
US20130212366A1 (en) * 2012-02-09 2013-08-15 Altera Corporation Configuring a programmable device using high-level language
JP2014016894A (ja) 2012-07-10 2014-01-30 Renesas Electronics Corp 並列演算装置、並列演算装置を備えたデータ処理システム、及び、データ処理プログラム
US9218289B2 (en) * 2012-08-06 2015-12-22 Qualcomm Incorporated Multi-core compute cache coherency with a release consistency memory ordering model

Also Published As

Publication number Publication date
EP3408737A4 (en) 2019-09-11
US20200142851A1 (en) 2020-05-07
WO2017132385A1 (en) 2017-08-03
BR112018015276A2 (pt) 2018-12-18
AU2017211781A1 (en) 2018-09-13
US20170212739A1 (en) 2017-07-27
MY191841A (en) 2022-07-18
CN108885543A (zh) 2018-11-23
JP2019506695A (ja) 2019-03-07
AU2017211781B2 (en) 2021-04-22
EP3408737A1 (en) 2018-12-05
CO2018008835A2 (es) 2018-11-13
CL2018002025A1 (es) 2019-02-08
US10515041B2 (en) 2019-12-24
RU2018130817A3 (ja) 2020-04-16
RU2018130817A (ru) 2020-02-27
US20180246834A1 (en) 2018-08-30
IL279302A (en) 2021-01-31
US10970245B2 (en) 2021-04-06
KR20180132044A (ko) 2018-12-11
CA3012781A1 (en) 2017-08-03
IL279302B2 (en) 2023-06-01
JP7015249B2 (ja) 2022-02-02
PH12018501591A1 (en) 2019-04-08
CA3012781C (en) 2022-08-30
MX2018009255A (es) 2019-03-18

Similar Documents

Publication Publication Date Title
SG11201806395SA (en) Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler
SG11201804005WA (en) Systems and methods for recommending an estimated time of arrival
SG11201808144SA (en) Computer systems and methods for creating asset-related tasks based on predictive models
SG11201808476SA (en) Recycling of polymer matrix composite
SG11201806541RA (en) Image classification and labeling
SG11201810611YA (en) Coumarin compounds and their uses as fluorescent labels
SG11201908288XA (en) Configurable annotations for privacy-sensitive user content
SG11201903787YA (en) Exploiting input data sparsity in neural network compute units
SG11201906418PA (en) Blockchain-based data processing method and device
SG11201809395XA (en) Executable logic for processing keyed data in networks
SG11201906835VA (en) Event-driven blockchain workflow processing
SG11201900293PA (en) Method and device for displaying application information
SG11201902667UA (en) Methods and systems for chromatography data analysis
SG11201808775PA (en) Noninvasive diagnostics by sequencing 5-hydroxymethylated cell-free dna
SG11201903456WA (en) Piperidine derivatives as inhibitors of ubiquitin specific protease 7
SG11201903153PA (en) Metal recovery process
SG11201808149WA (en) Container handling equipment controller arrangement
SG11201805939QA (en) Localized temporal model forecasting
SG11201807325UA (en) Optimizing range of aircraft docking system
SG11201811108YA (en) Method and system for providing sales information and insights through a conversational interface
SG11201807563UA (en) Handling of predictive models based on asset location
SG11201903557SA (en) Methods for screening b cell lymphocytes
SG11201907259YA (en) Binary arithmetic coding with parameterized probability estimation finite state machines
SG11201910091YA (en) Systems and methods for scenario simulation
SG11202000114TA (en) Hybrid inspection system for efficient process window discovery