BR112018015276A2 - processador com núcleo com pipeline algorítmico reconfigurável e compilador com pipeline correspondente algorítmico - Google Patents
processador com núcleo com pipeline algorítmico reconfigurável e compilador com pipeline correspondente algorítmicoInfo
- Publication number
- BR112018015276A2 BR112018015276A2 BR112018015276A BR112018015276A BR112018015276A2 BR 112018015276 A2 BR112018015276 A2 BR 112018015276A2 BR 112018015276 A BR112018015276 A BR 112018015276A BR 112018015276 A BR112018015276 A BR 112018015276A BR 112018015276 A2 BR112018015276 A2 BR 112018015276A2
- Authority
- BR
- Brazil
- Prior art keywords
- algorithmic
- pipeline
- core
- reconfigurable
- compiler
- Prior art date
Links
- 230000002093 peripheral effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
- G06F15/7885—Runtime interface, e.g. data exchange, runtime control
- G06F15/7889—Reconfigurable logic implemented as a co-processor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformation of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
- G06F8/447—Target code generation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Mathematical Physics (AREA)
- Geometry (AREA)
- Evolutionary Computation (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Advance Control (AREA)
- Logic Circuits (AREA)
- Devices For Executing Special Programs (AREA)
- Stored Programmes (AREA)
- Microcomputers (AREA)
Abstract
a presente invenção se refere a um compilador com pipeline correspondente algorítmico e um núcleo com pipeline algorítmico reutilizável que compreendem um sistema. o núcleo com pipeline algorítmico reutilizável é um núcleo de processamento reconfigurável com uma estrutura com pipeline que compreende um processador com uma interface de configuração para programar qualquer uma dentre uma pluralidade de operações, conforme determinado por dados de configuração, um processador de decisão lógico para programar uma tabela de busca, um contador de loop e um registrador constante, e um bloco de memória. isso pode ser usado para executar as funções. um circuito reconfigurável e programável encaminha dados e resultados de um núcleo para outro núcleo e/ou controlador e/ou gerador de interrupção, conforme necessário para completar um algoritmo sem intervenção adicional de um processador central ou periférico durante o processamento de um algoritmo.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662287265P | 2016-01-26 | 2016-01-26 | |
PCT/US2017/015143 WO2017132385A1 (en) | 2016-01-26 | 2017-01-26 | Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112018015276A2 true BR112018015276A2 (pt) | 2018-12-18 |
Family
ID=59359078
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112018015276A BR112018015276A2 (pt) | 2016-01-26 | 2017-01-26 | processador com núcleo com pipeline algorítmico reconfigurável e compilador com pipeline correspondente algorítmico |
Country Status (17)
Country | Link |
---|---|
US (3) | US20170212739A1 (pt) |
EP (1) | EP3408737A4 (pt) |
JP (1) | JP7015249B2 (pt) |
KR (1) | KR20180132044A (pt) |
CN (1) | CN108885543A (pt) |
AU (1) | AU2017211781B2 (pt) |
BR (1) | BR112018015276A2 (pt) |
CA (1) | CA3012781C (pt) |
CL (1) | CL2018002025A1 (pt) |
CO (1) | CO2018008835A2 (pt) |
IL (1) | IL279302B2 (pt) |
MX (1) | MX2018009255A (pt) |
MY (1) | MY191841A (pt) |
PH (1) | PH12018501591A1 (pt) |
RU (1) | RU2018130817A (pt) |
SG (1) | SG11201806395SA (pt) |
WO (1) | WO2017132385A1 (pt) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019193848A1 (ja) * | 2018-04-03 | 2019-10-10 | 日本電気株式会社 | 心不全増悪度判定システム及び心不全増悪度判定方法 |
CN108958852A (zh) * | 2018-07-16 | 2018-12-07 | 济南浪潮高新科技投资发展有限公司 | 一种基于fpga异构平台的系统优化方法 |
JP7123676B2 (ja) * | 2018-07-20 | 2022-08-23 | オムロンヘルスケア株式会社 | 生体データ測定システム及び生体データ測定方法 |
EP3611494A1 (en) * | 2018-08-17 | 2020-02-19 | Koninklijke Philips N.V. | System and method for providing an indication of a person's gum health |
WO2020099218A1 (en) * | 2018-11-15 | 2020-05-22 | My-Vitality Sàrl | Self-monitoring and care assistant for achieving glycemic goals |
KR101996842B1 (ko) * | 2018-12-26 | 2019-07-08 | (주)자람테크놀로지 | 사용자 정의 명령어 셋을 지원하는 하드웨어 고속 연산 결합형 risc-v 기반 연산 장치 및 그 방법 |
US11080227B2 (en) * | 2019-08-08 | 2021-08-03 | SambaNova Systems, Inc. | Compiler flow logic for reconfigurable architectures |
US20210076985A1 (en) * | 2019-09-13 | 2021-03-18 | DePuy Synthes Products, Inc. | Feature-based joint range of motion capturing system and related methods |
CN113222126B (zh) * | 2020-01-21 | 2022-01-28 | 上海商汤智能科技有限公司 | 数据处理装置、人工智能芯片 |
CN111444159B (zh) * | 2020-03-03 | 2024-05-03 | 中国平安人寿保险股份有限公司 | 精算数据处理方法、装置、电子设备及存储介质 |
KR20210151525A (ko) * | 2020-06-05 | 2021-12-14 | 삼성전자주식회사 | 생체정보 추정 장치 및 방법 |
US11809908B2 (en) | 2020-07-07 | 2023-11-07 | SambaNova Systems, Inc. | Runtime virtualization of reconfigurable data flow resources |
CN111813526A (zh) * | 2020-07-10 | 2020-10-23 | 深圳致星科技有限公司 | 用于联邦学习的异构处理系统、处理器及任务处理方法 |
US20220047165A1 (en) * | 2020-08-12 | 2022-02-17 | Welch Allyn, Inc. | Dermal image capture |
US11782729B2 (en) | 2020-08-18 | 2023-10-10 | SambaNova Systems, Inc. | Runtime patching of configuration files |
WO2022087032A1 (en) * | 2020-10-19 | 2022-04-28 | Woundmatrix, Inc. | Wound measurement |
US20220233093A1 (en) * | 2021-01-22 | 2022-07-28 | AsthmaTek, Inc. | Systems and methods to provide a physician interface that enables a physician to assess asthma of a subject and provide therapeutic feedback |
TWI768818B (zh) * | 2021-04-08 | 2022-06-21 | 緯創資通股份有限公司 | 混合式體溫量測系統及其方法 |
EP4105827B1 (en) * | 2021-06-14 | 2024-03-13 | Tata Consultancy Services Limited | Method and system for personalized eye blink detection |
CN113703843B (zh) * | 2021-09-24 | 2024-04-12 | 中国人民解放军军事科学院军事医学研究院 | 一种寄存器数据处理方法、装置及存储器 |
CN117311247B (zh) * | 2023-11-30 | 2024-03-26 | 山东盛泰矿业科技有限公司 | 一种用于地下采矿的控制装置 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4291372A (en) * | 1979-06-27 | 1981-09-22 | Burroughs Corporation | Microprocessor system with specialized instruction format |
US5684980A (en) | 1992-07-29 | 1997-11-04 | Virtual Computer Corporation | FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions |
US5966534A (en) | 1997-06-27 | 1999-10-12 | Cooke; Laurence H. | Method for compiling high level programming languages into an integrated processor with reconfigurable logic |
US20060081971A1 (en) * | 1997-09-30 | 2006-04-20 | Jeng Jye Shau | Signal transfer methods for integrated circuits |
US6718457B2 (en) * | 1998-12-03 | 2004-04-06 | Sun Microsystems, Inc. | Multiple-thread processor for threaded software applications |
TW463175B (en) * | 2000-03-01 | 2001-11-11 | Winbond Electronics Corp | Memory processing method and system |
US7000213B2 (en) * | 2001-01-26 | 2006-02-14 | Northwestern University | Method and apparatus for automatically generating hardware from algorithms described in MATLAB |
US20030066057A1 (en) * | 2001-02-23 | 2003-04-03 | Rudusky Daryl | System, method and article of manufacture for collaborative hardware design |
US20070277036A1 (en) * | 2003-05-23 | 2007-11-29 | Washington University, A Corporation Of The State Of Missouri | Intelligent data storage and processing using fpga devices |
JP2006065786A (ja) | 2004-08-30 | 2006-03-09 | Sanyo Electric Co Ltd | 処理装置 |
US7818725B1 (en) * | 2005-04-28 | 2010-10-19 | Massachusetts Institute Of Technology | Mapping communication in a parallel processing environment |
US7479802B2 (en) * | 2007-03-09 | 2009-01-20 | Quadric, Inc | Programmable logic integrated circuit for digital algorithmic functions |
US8214814B2 (en) * | 2008-06-24 | 2012-07-03 | International Business Machines Corporation | Sharing compiler optimizations in a multi-node system |
US20130212366A1 (en) * | 2012-02-09 | 2013-08-15 | Altera Corporation | Configuring a programmable device using high-level language |
JP2014016894A (ja) | 2012-07-10 | 2014-01-30 | Renesas Electronics Corp | 並列演算装置、並列演算装置を備えたデータ処理システム、及び、データ処理プログラム |
US9218289B2 (en) * | 2012-08-06 | 2015-12-22 | Qualcomm Incorporated | Multi-core compute cache coherency with a release consistency memory ordering model |
-
2017
- 2017-01-26 MX MX2018009255A patent/MX2018009255A/es unknown
- 2017-01-26 AU AU2017211781A patent/AU2017211781B2/en active Active
- 2017-01-26 RU RU2018130817A patent/RU2018130817A/ru unknown
- 2017-01-26 KR KR1020187024664A patent/KR20180132044A/ko not_active Application Discontinuation
- 2017-01-26 WO PCT/US2017/015143 patent/WO2017132385A1/en active Application Filing
- 2017-01-26 JP JP2018558111A patent/JP7015249B2/ja active Active
- 2017-01-26 SG SG11201806395SA patent/SG11201806395SA/en unknown
- 2017-01-26 CN CN201780020270.0A patent/CN108885543A/zh active Pending
- 2017-01-26 CA CA3012781A patent/CA3012781C/en active Active
- 2017-01-26 US US15/416,972 patent/US20170212739A1/en not_active Abandoned
- 2017-01-26 EP EP17744897.4A patent/EP3408737A4/en active Pending
- 2017-01-26 BR BR112018015276A patent/BR112018015276A2/pt not_active Application Discontinuation
- 2017-01-26 MY MYPI2018702593A patent/MY191841A/en unknown
-
2018
- 2018-03-13 US US15/919,885 patent/US10515041B2/en active Active
- 2018-07-26 CL CL2018002025A patent/CL2018002025A1/es unknown
- 2018-07-26 PH PH12018501591A patent/PH12018501591A1/en unknown
- 2018-08-24 CO CONC2018/0008835A patent/CO2018008835A2/es unknown
-
2019
- 2019-11-06 US US16/675,876 patent/US10970245B2/en active Active
-
2020
- 2020-12-08 IL IL279302A patent/IL279302B2/en unknown
Also Published As
Publication number | Publication date |
---|---|
EP3408737A4 (en) | 2019-09-11 |
US20200142851A1 (en) | 2020-05-07 |
WO2017132385A1 (en) | 2017-08-03 |
AU2017211781A1 (en) | 2018-09-13 |
US20170212739A1 (en) | 2017-07-27 |
MY191841A (en) | 2022-07-18 |
CN108885543A (zh) | 2018-11-23 |
JP2019506695A (ja) | 2019-03-07 |
AU2017211781B2 (en) | 2021-04-22 |
EP3408737A1 (en) | 2018-12-05 |
CO2018008835A2 (es) | 2018-11-13 |
CL2018002025A1 (es) | 2019-02-08 |
US10515041B2 (en) | 2019-12-24 |
RU2018130817A3 (pt) | 2020-04-16 |
RU2018130817A (ru) | 2020-02-27 |
SG11201806395SA (en) | 2018-08-30 |
US20180246834A1 (en) | 2018-08-30 |
IL279302A (en) | 2021-01-31 |
US10970245B2 (en) | 2021-04-06 |
KR20180132044A (ko) | 2018-12-11 |
CA3012781A1 (en) | 2017-08-03 |
IL279302B2 (en) | 2023-06-01 |
JP7015249B2 (ja) | 2022-02-02 |
PH12018501591A1 (en) | 2019-04-08 |
CA3012781C (en) | 2022-08-30 |
MX2018009255A (es) | 2019-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112018015276A2 (pt) | processador com núcleo com pipeline algorítmico reconfigurável e compilador com pipeline correspondente algorítmico | |
PH12019502877A1 (en) | High throughput processors | |
BR112015020272A2 (pt) | método e dispositivo para atualização de firmware | |
JP2016027701A5 (ja) | 半導体装置 | |
MY168636A (en) | A secure mechanism to switch between different domains of operation in a data processor | |
MY168402A (en) | Handling and routing interrupts to virtual processors | |
BR112017001315A2 (pt) | fundamentos do dispositivo de computação modular | |
BR112017002834A2 (pt) | transformações de fluxos de eventos | |
BR112017025556A2 (pt) | conversão em código de dados com o uso de um modelo aprimorado de conversão em código aritmética binária adaptável a contexto (cabac) | |
MX2016011670A (es) | Arquitectura de procesador de arbol de decision paralelo. | |
BR112015027143A2 (pt) | método e dispositivo para definição de tarefa | |
BR112015015835A2 (pt) | método e aparelho de sugestão de comandos de purificação de ar, equipamento de usuário e sistema | |
WO2015050594A3 (en) | Methods and apparatus for parallel processing | |
JP2013250962A5 (pt) | ||
GB2526731A (en) | A method and apparatus for interrupt handling | |
BR112018010484A2 (pt) | ?dispositivo de vedação por indução, método para produzir um dispositivo de vedação por indução, e, máquina de enchimento? | |
BR112017001975A2 (pt) | imageamento computacional de baixa potência | |
BR112017010075A2 (pt) | processadores, métodos, sistemas e instruções de ajuste de coordenada de morton | |
TR201820827T4 (tr) | Çamaşır İşleme Aparatı | |
BR112014032625A2 (pt) | sistema de computador; processador de computador; e compilador | |
BR112017007442A2 (pt) | roteamento de interrupção eficiente para um processador de várias threads | |
BR112018013187A2 (pt) | método e aparelho para inibir a interrupção de conteúdo sendo consumido por um usuário | |
BR112017005721A2 (pt) | pesquisa unificada em um dispositivo de computação pessoal | |
BR112017010005A2 (pt) | aparelho e método para considerar localidade espacial no carregamento de elementos de dados para execução | |
MX2018005432A (es) | Reporte personalizable con un dispositivo portable. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B350 | Update of information on the portal [chapter 15.35 patent gazette] | ||
B06W | Patent application suspended after preliminary examination (for patents with searches from other patent authorities) chapter 6.23 patent gazette] | ||
B11B | Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements |