EP3408737A4 - Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler - Google Patents

Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler Download PDF

Info

Publication number
EP3408737A4
EP3408737A4 EP17744897.4A EP17744897A EP3408737A4 EP 3408737 A4 EP3408737 A4 EP 3408737A4 EP 17744897 A EP17744897 A EP 17744897A EP 3408737 A4 EP3408737 A4 EP 3408737A4
Authority
EP
European Patent Office
Prior art keywords
algorithmic
pipelined
processor
compiler
reconfigurable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP17744897.4A
Other languages
German (de)
French (fr)
Other versions
EP3408737A1 (en
Inventor
Robert Catiller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Icat LLC
Original Assignee
Icat LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Icat LLC filed Critical Icat LLC
Publication of EP3408737A1 publication Critical patent/EP3408737A1/en
Publication of EP3408737A4 publication Critical patent/EP3408737A4/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G06F15/7885—Runtime interface, e.g. data exchange, runtime control
    • G06F15/7889—Reconfigurable logic implemented as a co-processor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G06F8/447—Target code generation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Advance Control (AREA)
  • Logic Circuits (AREA)
  • Stored Programmes (AREA)
  • Devices For Executing Special Programs (AREA)
  • Microcomputers (AREA)
EP17744897.4A 2016-01-26 2017-01-26 Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler Pending EP3408737A4 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201662287265P 2016-01-26 2016-01-26
PCT/US2017/015143 WO2017132385A1 (en) 2016-01-26 2017-01-26 Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler

Publications (2)

Publication Number Publication Date
EP3408737A1 EP3408737A1 (en) 2018-12-05
EP3408737A4 true EP3408737A4 (en) 2019-09-11

Family

ID=59359078

Family Applications (1)

Application Number Title Priority Date Filing Date
EP17744897.4A Pending EP3408737A4 (en) 2016-01-26 2017-01-26 Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler

Country Status (17)

Country Link
US (3) US20170212739A1 (en)
EP (1) EP3408737A4 (en)
JP (1) JP7015249B2 (en)
KR (1) KR20180132044A (en)
CN (1) CN108885543A (en)
AU (1) AU2017211781B2 (en)
BR (1) BR112018015276A2 (en)
CA (1) CA3012781C (en)
CL (1) CL2018002025A1 (en)
CO (1) CO2018008835A2 (en)
IL (1) IL279302B2 (en)
MX (1) MX2018009255A (en)
MY (1) MY191841A (en)
PH (1) PH12018501591A1 (en)
RU (1) RU2018130817A (en)
SG (1) SG11201806395SA (en)
WO (1) WO2017132385A1 (en)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019193848A1 (en) * 2018-04-03 2019-10-10 日本電気株式会社 Heart failure degree-of-progression determination system, and heart failure degree-of-progression determination method
CN108958852A (en) * 2018-07-16 2018-12-07 济南浪潮高新科技投资发展有限公司 A kind of system optimization method based on FPGA heterogeneous platform
JP7123676B2 (en) * 2018-07-20 2022-08-23 オムロンヘルスケア株式会社 BIOLOGICAL DATA MEASUREMENT SYSTEM AND BIOLOGICAL DATA MEASUREMENT METHOD
EP3611494A1 (en) * 2018-08-17 2020-02-19 Koninklijke Philips N.V. System and method for providing an indication of a person's gum health
US20210401332A1 (en) * 2018-11-15 2021-12-30 My-Vitality Sàrl Self-monitoring and care assistant for achieving glycemic goals
KR101996842B1 (en) * 2018-12-26 2019-07-08 (주)자람테크놀로지 RISC-V implemented processor with hardware acceleration supporting user defined instruction set and method therof
US20220167863A1 (en) * 2019-03-27 2022-06-02 Nec Corporation Blood volume pulse signal detection apparatus, blood volume pulse signal detection apparatus method, and computer-readable storage medium
US11080227B2 (en) * 2019-08-08 2021-08-03 SambaNova Systems, Inc. Compiler flow logic for reconfigurable architectures
US20210076985A1 (en) * 2019-09-13 2021-03-18 DePuy Synthes Products, Inc. Feature-based joint range of motion capturing system and related methods
CN113222126B (en) * 2020-01-21 2022-01-28 上海商汤智能科技有限公司 Data processing device and artificial intelligence chip
CN111444159B (en) * 2020-03-03 2024-05-03 中国平安人寿保险股份有限公司 Refined data processing method, device, electronic equipment and storage medium
KR20210151525A (en) * 2020-06-05 2021-12-14 삼성전자주식회사 Apparatus and method for estimating bio-information
US11809908B2 (en) 2020-07-07 2023-11-07 SambaNova Systems, Inc. Runtime virtualization of reconfigurable data flow resources
CN111813526A (en) * 2020-07-10 2020-10-23 深圳致星科技有限公司 Heterogeneous processing system, processor and task processing method for federal learning
US20220047165A1 (en) * 2020-08-12 2022-02-17 Welch Allyn, Inc. Dermal image capture
US11782729B2 (en) 2020-08-18 2023-10-10 SambaNova Systems, Inc. Runtime patching of configuration files
WO2022087032A1 (en) * 2020-10-19 2022-04-28 Woundmatrix, Inc. Wound measurement
US20220233093A1 (en) * 2021-01-22 2022-07-28 AsthmaTek, Inc. Systems and methods to provide a physician interface that enables a physician to assess asthma of a subject and provide therapeutic feedback
US12051492B2 (en) 2021-01-29 2024-07-30 AsthmaTek, Inc. Systems and methods to determine a therapy regimen to treat asthma of a subject
TWI768818B (en) * 2021-04-08 2022-06-21 緯創資通股份有限公司 Hybrid body temperature measurement system and method thereof
EP4105827B1 (en) * 2021-06-14 2024-03-13 Tata Consultancy Services Limited Method and system for personalized eye blink detection
CN113703843B (en) * 2021-09-24 2024-04-12 中国人民解放军军事科学院军事医学研究院 Register data processing method, device and memory
CN117311247B (en) * 2023-11-30 2024-03-26 山东盛泰矿业科技有限公司 Control device for underground mining
CN118276905B (en) * 2024-06-03 2024-10-01 江苏元信网安科技有限公司 ICAP-based ZYNQ platform reconstruction method and reconstruction system

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4291372A (en) * 1979-06-27 1981-09-22 Burroughs Corporation Microprocessor system with specialized instruction format
US5684980A (en) 1992-07-29 1997-11-04 Virtual Computer Corporation FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions
US5966534A (en) 1997-06-27 1999-10-12 Cooke; Laurence H. Method for compiling high level programming languages into an integrated processor with reconfigurable logic
US20060081971A1 (en) * 1997-09-30 2006-04-20 Jeng Jye Shau Signal transfer methods for integrated circuits
US6718457B2 (en) * 1998-12-03 2004-04-06 Sun Microsystems, Inc. Multiple-thread processor for threaded software applications
TW463175B (en) * 2000-03-01 2001-11-11 Winbond Electronics Corp Memory processing method and system
US7000213B2 (en) * 2001-01-26 2006-02-14 Northwestern University Method and apparatus for automatically generating hardware from algorithms described in MATLAB
US20030066057A1 (en) * 2001-02-23 2003-04-03 Rudusky Daryl System, method and article of manufacture for collaborative hardware design
EP2528000B1 (en) * 2003-05-23 2017-07-26 IP Reservoir, LLC Intelligent data storage and processing using FPGA devices
JP2006065786A (en) 2004-08-30 2006-03-09 Sanyo Electric Co Ltd Processing apparatus
US7818725B1 (en) * 2005-04-28 2010-10-19 Massachusetts Institute Of Technology Mapping communication in a parallel processing environment
US7843215B2 (en) * 2007-03-09 2010-11-30 Quadric, Inc. Reconfigurable array to compute digital algorithms
US8214814B2 (en) * 2008-06-24 2012-07-03 International Business Machines Corporation Sharing compiler optimizations in a multi-node system
US20130212366A1 (en) * 2012-02-09 2013-08-15 Altera Corporation Configuring a programmable device using high-level language
JP2014016894A (en) 2012-07-10 2014-01-30 Renesas Electronics Corp Parallel arithmetic device, data processing system with parallel arithmetic device, and data processing program
US9218289B2 (en) * 2012-08-06 2015-12-22 Qualcomm Incorporated Multi-core compute cache coherency with a release consistency memory ordering model

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
WEINHARDT M ET AL: "Pipeline vectorization for reconfigurable systems", FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1999. FCCM '99. PROCEEDI NGS. SEVENTH ANNUAL IEEE SYMPOSIUM ON NAPA VALLEY, CA, USA 21-23 APRIL 1999, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, 21 April 1999 (1999-04-21), pages 52 - 62, XP010359172, ISBN: 978-0-7695-0375-2, DOI: 10.1109/FPGA.1999.803667 *

Also Published As

Publication number Publication date
AU2017211781A1 (en) 2018-09-13
CL2018002025A1 (en) 2019-02-08
RU2018130817A (en) 2020-02-27
US20170212739A1 (en) 2017-07-27
IL279302B2 (en) 2023-06-01
CO2018008835A2 (en) 2018-11-13
PH12018501591A1 (en) 2019-04-08
US20180246834A1 (en) 2018-08-30
US10970245B2 (en) 2021-04-06
JP2019506695A (en) 2019-03-07
CA3012781A1 (en) 2017-08-03
RU2018130817A3 (en) 2020-04-16
WO2017132385A1 (en) 2017-08-03
US10515041B2 (en) 2019-12-24
AU2017211781B2 (en) 2021-04-22
BR112018015276A2 (en) 2018-12-18
MX2018009255A (en) 2019-03-18
US20200142851A1 (en) 2020-05-07
JP7015249B2 (en) 2022-02-02
CN108885543A (en) 2018-11-23
KR20180132044A (en) 2018-12-11
MY191841A (en) 2022-07-18
SG11201806395SA (en) 2018-08-30
IL279302A (en) 2021-01-31
CA3012781C (en) 2022-08-30
EP3408737A1 (en) 2018-12-05

Similar Documents

Publication Publication Date Title
EP3408737A4 (en) Processor with reconfigurable algorithmic pipelined core and algorithmic matching pipelined compiler
PL3543845T3 (en) Multicore processor each core having independent floating-point datapath and integer datapath
EP3596609A4 (en) Reconfigurable parallel processing
EP3504243A4 (en) Anti-tim-3 antibodies and use thereof
HK1246570B (en) Isochronous cyclotron with superconducting flutter coils and non-magnetic reinforcement
EP3592178A4 (en) Agitator with debrider and hair removal
EP3314245A4 (en) Biomolecular sensors and methods
EP3254206A4 (en) Vector processor configured to operate on variable length vectors with register renaming
EP3161668A4 (en) Batch-optimized render and fetch architecture
EP3047481A4 (en) Local and remote speech processing
EP3552108A4 (en) Apparatuses and methods for a processor architecture
GB2519813B (en) Pipelined configurable processor
EP2954103A4 (en) Biomolecular processing platform and uses thereof
EP3520561A4 (en) Efficient user plane architecture
EP3616072A4 (en) Processing core with metadata actuated conditional graph execution
EP3304330A4 (en) Content segmentation and time reconciliation
EP3658125A4 (en) Biomolecular composites comprising modified cell ghosts
EP3529589B8 (en) Cuvette
EP3151643A4 (en) Housing kit and aerated housing
EP3384378A4 (en) Instruction and logic for in-order handling in an out-of-order processor
EP3265780A4 (en) Optimized spectral matching and display
EP3292220A4 (en) Multiprocessor pipeline architecture
EP2979077A4 (en) Biological sample processing
EP3226844A4 (en) Proteins and protein conjugates with increased hydrophobicity
AU2017271189A1 (en) Cytosol-penetrating antibody and use thereof

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20180824

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 19/00 20180101ALI20170822BHEP

Ipc: G06F 9/45 20060101ALI20170822BHEP

Ipc: G06F 7/57 20060101AFI20170822BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20190813

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 8/41 20180101ALI20190807BHEP

Ipc: G06F 15/78 20060101ALI20190807BHEP

Ipc: G06F 7/57 20060101AFI20190807BHEP

Ipc: G06F 13/40 20060101ALI20190807BHEP

Ipc: G06F 17/50 20060101ALI20190807BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20210625

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 30/331 20200101ALI20240830BHEP

Ipc: G06F 15/78 20060101ALI20240830BHEP

Ipc: G06F 8/41 20180101ALI20240830BHEP

Ipc: G06F 13/40 20060101ALI20240830BHEP

Ipc: G06F 7/57 20060101AFI20240830BHEP

INTG Intention to grant announced

Effective date: 20240912