SG11201903787YA - Exploiting input data sparsity in neural network compute units - Google Patents

Exploiting input data sparsity in neural network compute units

Info

Publication number
SG11201903787YA
SG11201903787YA SG11201903787YA SG11201903787YA SG11201903787YA SG 11201903787Y A SG11201903787Y A SG 11201903787YA SG 11201903787Y A SG11201903787Y A SG 11201903787YA SG 11201903787Y A SG11201903787Y A SG 11201903787YA SG 11201903787Y A SG11201903787Y A SG 11201903787YA
Authority
SG
Singapore
Prior art keywords
input
international
activation
activations
memory
Prior art date
Application number
SG11201903787YA
Inventor
Dong Hyuk Woo
Ravi Narayanaswami
Original Assignee
Google Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Google Llc filed Critical Google Llc
Publication of SG11201903787YA publication Critical patent/SG11201903787YA/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/15—Correlation function computation including computation of convolution operations
    • G06F17/153—Multidimensional correlation or convolution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N20/00—Machine learning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N20/00—Machine learning
    • G06N20/10—Machine learning using kernel methods, e.g. support vector machines [SVM]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G06N3/045—Combinations of networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/08—Learning methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/10—Interfaces, programming languages or software development kits, e.g. for simulating neural networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N5/00—Computing arrangements using knowledge-based models
    • G06N5/04—Inference or reasoning models
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property :::` , 1111111011110111011111111111011111010111111111101110111111111111111111111111110111111 Organization International Bureau (10) International Publication Number (43) International Publication Date .....•\"\" WO 2018/080624 Al 03 May 2018 (03.05.2018) W I PO I PCT (51) International Patent Classification: NARAYANASWAMI, Ravi; 1600 Amphitheatre Park- G06N 3/10 (2006.01) way, Mountain View, California 94043 (US). (21) International Application Number: (74) Agent: HENRY, Joel et al.; Fish & Richardson P.C., P.O. PCT/US2017/047992 Box 1022, Minneapolis, Minnesota 55440-1022 (US). (22) International Filing Date: (81) Designated States (unless otherwise indicated, for every 22 August 2017 (22.08.2017) kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, (25) Filing Language: English CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, (26) Publication Language: English DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, (30) Priority Data: HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, 15/336,066 27 October 2016 (27.10.2016) US KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, 15/465,774 22 March 2017 (22.03.2017) US MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, (71) Applicant: GOOGLE LLC [US/US]; 1600 Amphitheatre SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, Parkway, Mountain View, California 94043 (US). TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (72) Inventors: WOO, Dong Hyuk; 1600 Amphitheatre (84) Designated States (unless otherwise indicated, for every Parkway, Mountain View, California 94043 (US). kind of regional protection available): ARIPO (BW, GH, (54) Title: EXPLOITING INPUT DATA SPARSITY IN NEURAL NETWORK COMPUTE UNITS 300-- INSTRUCTIONS, INPUT ACTIVATIONS, AND WEIGHTS/PARAMETERS 303--- t Bitmap 1 1 ° 1 1 1 6 1 1 1 ° 1 1 1 ° ( 1 ) ( ) 3 + ( ) 5 ( ) 7 Weights and Partial Sums (Second Memory 110) Controller 302 310 First Activiations 102 Memory 108 Input 310 310 Activation Bus Parameters MAC 304 T r104a f Parameters MAC 304 r104b IL f Parameters MAC 304 r104c 306 —2 Output Activation Bus I 1 , 308 305 -- UU1 t. EI1 i ,-1 .4 I I - (57) : A computer el a controller of the computing device, whether each of the input activations has either a zero value or a non-zero value. The method 0 further includes storing, GC © activation includes generating - non-zero values. The GC ,_ 1 onto a data bus that is © memory address location N ( 1 ) ( ) 3 ( 5 ) ( ) 7 FIG. 3 -implemented method includes receiving, by a computing device, input activations and determining, by in a memory bank of the computing device, at least one of the input activations. Storing the at least one input an index comprising one or more memory address locations that have input activation values that are method still further includes providing, by the controller and from the memory bank, at least accessible by one or more units of a computational array. The activations are provided, at least associated with the index. one input activation in part, from a C [Continued on next page] WO 2018/080624 Al MIDEDIMOMMIDIREEMOOMMMONEDIDEHMEMOIMIE GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG). Declarations under Rule 4.17: — as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(U)) — as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) Published: — with international search report (Art. 21(3))
SG11201903787YA 2016-10-27 2017-08-22 Exploiting input data sparsity in neural network compute units SG11201903787YA (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/336,066 US10360163B2 (en) 2016-10-27 2016-10-27 Exploiting input data sparsity in neural network compute units
US15/465,774 US9818059B1 (en) 2016-10-27 2017-03-22 Exploiting input data sparsity in neural network compute units
PCT/US2017/047992 WO2018080624A1 (en) 2016-10-27 2017-08-22 Exploiting input data sparsity in neural network compute units

Publications (1)

Publication Number Publication Date
SG11201903787YA true SG11201903787YA (en) 2019-05-30

Family

ID=60256363

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201903787YA SG11201903787YA (en) 2016-10-27 2017-08-22 Exploiting input data sparsity in neural network compute units

Country Status (9)

Country Link
US (4) US10360163B2 (en)
EP (2) EP4044071A1 (en)
JP (1) JP7134955B2 (en)
KR (3) KR102528517B1 (en)
CN (2) CN108009626B (en)
DE (2) DE202017105363U1 (en)
HK (1) HK1254700A1 (en)
SG (1) SG11201903787YA (en)
WO (1) WO2018080624A1 (en)

Families Citing this family (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10175980B2 (en) 2016-10-27 2019-01-08 Google Llc Neural network compute tile
US9959498B1 (en) 2016-10-27 2018-05-01 Google Llc Neural network instruction set architecture
US10360163B2 (en) 2016-10-27 2019-07-23 Google Llc Exploiting input data sparsity in neural network compute units
US10685285B2 (en) * 2016-11-23 2020-06-16 Microsoft Technology Licensing, Llc Mirror deep neural networks that regularize to linear networks
CN108205519B (en) * 2016-12-20 2022-01-25 上海寒武纪信息科技有限公司 Matrix multiply-add operation device and method, processing device, chip and electronic device
US11328037B2 (en) * 2017-07-07 2022-05-10 Intel Corporation Memory-size- and bandwidth-efficient method for feeding systolic array matrix multipliers
TWI680409B (en) * 2017-07-08 2019-12-21 英屬開曼群島商意騰科技股份有限公司 Method for matrix by vector multiplication for use in artificial neural network
US10790828B1 (en) 2017-07-21 2020-09-29 X Development Llc Application specific integrated circuit accelerators
US10879904B1 (en) * 2017-07-21 2020-12-29 X Development Llc Application specific integrated circuit accelerators
US10725740B2 (en) * 2017-08-31 2020-07-28 Qualcomm Incorporated Providing efficient multiplication of sparse matrices in matrix-processor-based devices
GB2570187B (en) 2017-11-06 2022-07-06 Imagination Tech Ltd Single plane filters
US10902318B2 (en) 2017-11-06 2021-01-26 Neuralmagic Inc. Methods and systems for improved transforms in convolutional neural networks
US11715287B2 (en) 2017-11-18 2023-08-01 Neuralmagic Inc. Systems and methods for exchange of data in distributed training of machine learning algorithms
US10936942B2 (en) * 2017-11-21 2021-03-02 Google Llc Apparatus and mechanism for processing neural network tasks using a single chip package with multiple identical dies
US10553207B2 (en) * 2017-12-29 2020-02-04 Facebook, Inc. Systems and methods for employing predication in computational models
WO2019157442A1 (en) * 2018-02-09 2019-08-15 Google Llc Contiguous sparsity pattern neural networks
KR20200118815A (en) * 2018-02-16 2020-10-16 더 가버닝 카운슬 오브 더 유니버시티 오브 토론토 Neural network accelerator
US10572568B2 (en) 2018-03-28 2020-02-25 Intel Corporation Accelerator for sparse-dense matrix multiplication
WO2021054990A1 (en) * 2019-09-16 2021-03-25 Neuralmagic Inc. Systems and methods for generation of sparse code for convolutional neural networks
US10832133B2 (en) 2018-05-31 2020-11-10 Neuralmagic Inc. System and method of executing neural networks
US11216732B2 (en) 2018-05-31 2022-01-04 Neuralmagic Inc. Systems and methods for generation of sparse code for convolutional neural networks
US11449363B2 (en) 2018-05-31 2022-09-20 Neuralmagic Inc. Systems and methods for improved neural network execution
US10963787B2 (en) 2018-05-31 2021-03-30 Neuralmagic Inc. Systems and methods for generation of sparse code for convolutional neural networks
US10599429B2 (en) * 2018-06-08 2020-03-24 Intel Corporation Variable format, variable sparsity matrix multiplication instruction
US20200019836A1 (en) * 2018-07-12 2020-01-16 International Business Machines Corporation Hierarchical parallelism in a network of distributed neural network cores
CN110796244B (en) * 2018-08-01 2022-11-08 上海天数智芯半导体有限公司 Core computing unit processor for artificial intelligence device and accelerated processing method
CN109344964B (en) * 2018-08-08 2020-12-29 东南大学 Multiply-add calculation method and calculation circuit suitable for neural network
CN110826707B (en) * 2018-08-10 2023-10-31 北京百度网讯科技有限公司 Acceleration method and hardware accelerator applied to convolutional neural network
US20200065659A1 (en) * 2018-08-24 2020-02-27 Samsung Electronics Co., Ltd. Method of accelerating training process of neural network and neural network device thereof
JP6985997B2 (en) * 2018-08-27 2021-12-22 株式会社日立製作所 Machine learning system and Boltzmann machine calculation method
US11586417B2 (en) 2018-09-28 2023-02-21 Qualcomm Incorporated Exploiting activation sparsity in deep neural networks
WO2020072274A1 (en) 2018-10-01 2020-04-09 Neuralmagic Inc. Systems and methods for neural network pruning with accuracy preservation
CN111026440B (en) * 2018-10-09 2022-03-29 上海寒武纪信息科技有限公司 Operation method, operation device, computer equipment and storage medium
JP7115211B2 (en) * 2018-10-18 2022-08-09 富士通株式会社 Arithmetic processing device and method of controlling arithmetic processing device
CN111126081B (en) * 2018-10-31 2023-07-21 深圳永德利科技股份有限公司 Global universal language terminal and method
US10768895B2 (en) 2018-11-08 2020-09-08 Movidius Limited Dot product calculators and methods of operating the same
KR20200057814A (en) * 2018-11-13 2020-05-27 삼성전자주식회사 Method for processing data using neural network and electronic device for supporting the same
US11361050B2 (en) 2018-11-20 2022-06-14 Hewlett Packard Enterprise Development Lp Assigning dependent matrix-vector multiplication operations to consecutive crossbars of a dot product engine
EP3895071A1 (en) * 2018-12-11 2021-10-20 Mipsology SAS Accelerating artificial neural network computations by skipping input values
US10769527B2 (en) 2018-12-11 2020-09-08 Mipsology SAS Accelerating artificial neural network computations by skipping input values
JP7189000B2 (en) * 2018-12-12 2022-12-13 日立Astemo株式会社 Information processing equipment, in-vehicle control equipment, vehicle control system
KR20200082613A (en) 2018-12-31 2020-07-08 에스케이하이닉스 주식회사 Processing system
US11544559B2 (en) 2019-01-08 2023-01-03 Neuralmagic Inc. System and method for executing convolution in a neural network
US11604958B2 (en) 2019-03-13 2023-03-14 Samsung Electronics Co., Ltd. Method and apparatus for processing computation of zero value in processing of layers in neural network
KR20200111939A (en) 2019-03-20 2020-10-05 에스케이하이닉스 주식회사 accelerating Appratus of neural network and operating method thereof
US20210026686A1 (en) * 2019-07-22 2021-01-28 Advanced Micro Devices, Inc. Chiplet-integrated machine learning accelerators
WO2021026225A1 (en) 2019-08-08 2021-02-11 Neuralmagic Inc. System and method of accelerating execution of a neural network
US11635893B2 (en) * 2019-08-12 2023-04-25 Micron Technology, Inc. Communications between processors and storage devices in automotive predictive maintenance implemented via artificial neural networks
KR20210024865A (en) * 2019-08-26 2021-03-08 삼성전자주식회사 A method and an apparatus for processing data
KR20210045225A (en) * 2019-10-16 2021-04-26 삼성전자주식회사 Method and apparatus for performing operation in neural network
JP7462140B2 (en) 2019-10-29 2024-04-05 国立大学法人 熊本大学 Neural network circuit and neural network operation method
US11244198B2 (en) 2019-11-21 2022-02-08 International Business Machines Corporation Input partitioning for deep learning of large image data
FR3105659B1 (en) * 2019-12-18 2022-06-24 Commissariat Energie Atomique Method and apparatus for binary signal coding for implementing dynamic precision digital MAC operations
KR102268817B1 (en) * 2019-12-19 2021-06-24 국민대학교산학협력단 Method and device for evaluating machine learning performance in a distributed cloud envirionment
KR20210086233A (en) * 2019-12-31 2021-07-08 삼성전자주식회사 Method and apparatus for processing matrix data through relaxed pruning
TWI727641B (en) * 2020-02-03 2021-05-11 華邦電子股份有限公司 Memory apparatus and operation method thereof
US11586601B2 (en) * 2020-02-05 2023-02-21 Alibaba Group Holding Limited Apparatus and method for representation of a sparse matrix in a neural network
US11604975B2 (en) 2020-04-09 2023-03-14 Apple Inc. Ternary mode of planar engine for neural processor
CN111445013B (en) * 2020-04-28 2023-04-25 南京大学 Non-zero detector for convolutional neural network and method thereof
KR102418794B1 (en) * 2020-06-02 2022-07-08 오픈엣지테크놀로지 주식회사 Method of accessing parameters for a hardware accelerator from a memory and a device for the same
CN113835675A (en) * 2020-06-23 2021-12-24 深圳市中兴微电子技术有限公司 Data processing apparatus and data processing method
CN115843365A (en) * 2020-07-17 2023-03-24 索尼集团公司 Neural network processing device, information processing system, electronic device, neural network processing method, and program
KR20220010362A (en) 2020-07-17 2022-01-25 삼성전자주식회사 Neural network apparatus and operating method of the same
KR20230043892A (en) * 2020-07-21 2023-03-31 더 가버닝 카운슬 오브 더 유니버시티 오브 토론토 Systems and methods for using sparsity to accelerate deep learning networks
US11928176B2 (en) * 2020-07-30 2024-03-12 Arm Limited Time domain unrolling sparse matrix multiplication system and method
US20220075669A1 (en) * 2020-09-08 2022-03-10 Technion Research And Development Foundation Ltd. Non-Blocking Simultaneous MultiThreading (NB-SMT)
DE112021005190T5 (en) 2020-09-30 2023-09-14 Sony Semiconductor Solutions Corporation SIGNAL PROCESSING DEVICE, IMAGE RECORDING DEVICE AND SIGNAL PROCESSING METHOD
KR20220049325A (en) * 2020-10-14 2022-04-21 삼성전자주식회사 Accelerator and electronic device including the same
US11861327B2 (en) * 2020-11-11 2024-01-02 Samsung Electronics Co., Ltd. Processor for fine-grain sparse integer and floating-point operations
US11861328B2 (en) * 2020-11-11 2024-01-02 Samsung Electronics Co., Ltd. Processor for fine-grain sparse integer and floating-point operations
US11556757B1 (en) 2020-12-10 2023-01-17 Neuralmagic Ltd. System and method of executing deep tensor columns in neural networks
KR102541461B1 (en) 2021-01-11 2023-06-12 한국과학기술원 Low power high performance deep-neural-network learning accelerator and acceleration method
US20220222386A1 (en) * 2021-01-13 2022-07-14 University Of Florida Research Foundation, Inc. Decommissioning and erasing entropy in microelectronic systems
US11853717B2 (en) * 2021-01-14 2023-12-26 Microsoft Technology Licensing, Llc Accelerating processing based on sparsity for neural network hardware processors
US11940907B2 (en) * 2021-06-25 2024-03-26 Intel Corporation Methods and apparatus for sparse tensor storage for neural network accelerators
US11669489B2 (en) * 2021-09-30 2023-06-06 International Business Machines Corporation Sparse systolic array design

Family Cites Families (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3754128A (en) 1971-08-31 1973-08-21 M Corinthios High speed signal processor for vector transformation
JPS4874139A (en) * 1971-12-29 1973-10-05
JPS5364439A (en) * 1976-11-20 1978-06-08 Agency Of Ind Science & Technol Linear coversion system
JPS58134357A (en) 1982-02-03 1983-08-10 Hitachi Ltd Array processor
DE3586692T2 (en) 1984-03-29 1993-02-18 Toshiba Kawasaki Kk ARITHMETIC CONVOLUTION CIRCUIT FOR DIGITAL SIGNAL PROCESSING.
US5267185A (en) 1989-04-14 1993-11-30 Sharp Kabushiki Kaisha Apparatus for calculating matrices
US5138695A (en) 1989-10-10 1992-08-11 Hnc, Inc. Systolic array image processing system
JPH03167664A (en) 1989-11-28 1991-07-19 Nec Corp Matrix arithmetic circuit
WO1991019248A1 (en) 1990-05-30 1991-12-12 Adaptive Solutions, Inc. Neural network using virtual-zero
WO1991019267A1 (en) 1990-06-06 1991-12-12 Hughes Aircraft Company Neural network processor
US5287464A (en) 1990-10-24 1994-02-15 Zilog, Inc. Semiconductor multi-device system with logic means for controlling the operational mode of a set of input/output data bus drivers
JP3318753B2 (en) 1991-12-05 2002-08-26 ソニー株式会社 Product-sum operation device and product-sum operation method
AU658066B2 (en) * 1992-09-10 1995-03-30 Deere & Company Neural network based control system
JPH06139218A (en) 1992-10-30 1994-05-20 Hitachi Ltd Method and device for simulating neural network completely in parallel by using digital integrated circuit
US6067536A (en) * 1996-05-30 2000-05-23 Matsushita Electric Industrial Co., Ltd. Neural network for voice and pattern recognition
US5742741A (en) 1996-07-18 1998-04-21 Industrial Technology Research Institute Reconfigurable neural network
US5905757A (en) 1996-10-04 1999-05-18 Motorola, Inc. Filter co-processor
US6243734B1 (en) 1998-10-30 2001-06-05 Intel Corporation Computer product and method for sparse matrices
JP2001117900A (en) 1999-10-19 2001-04-27 Fuji Xerox Co Ltd Neural network arithmetic device
US20020044695A1 (en) * 2000-05-05 2002-04-18 Bostrom Alistair K. Method for wavelet-based compression of video images
JP2003244190A (en) 2002-02-19 2003-08-29 Matsushita Electric Ind Co Ltd Processor for data flow control switch and data flow control switch
US7016529B2 (en) * 2002-03-15 2006-03-21 Microsoft Corporation System and method facilitating pattern recognition
US7493498B1 (en) * 2002-03-27 2009-02-17 Advanced Micro Devices, Inc. Input/output permission bitmaps for compartmentalized security
US7426501B2 (en) 2003-07-18 2008-09-16 Knowntech, Llc Nanotechnology neural network methods and systems
US7818729B1 (en) * 2003-09-15 2010-10-19 Thomas Plum Automated safe secure techniques for eliminating undefined behavior in computer software
US7693299B2 (en) 2004-01-13 2010-04-06 New York University Method, system, storage medium, and data structure for image recognition using multilinear independent component analysis
GB2436377B (en) 2006-03-23 2011-02-23 Cambridge Display Tech Ltd Data processing hardware
CN101441441B (en) * 2007-11-21 2010-06-30 新乡市起重机厂有限公司 Design method of intelligent swing-proof control system of crane
JP4513865B2 (en) 2008-01-25 2010-07-28 セイコーエプソン株式会社 Parallel computing device and parallel computing method
US9490848B2 (en) 2008-05-21 2016-11-08 Nxp B.V. Data handling system comprising memory banks and data rearrangement
US8321652B2 (en) * 2008-08-01 2012-11-27 Infineon Technologies Ag Process and method for logical-to-physical address mapping using a volatile memory device in solid state disks
EP2290563B1 (en) * 2009-08-28 2017-12-13 Accenture Global Services Limited Accessing content in a network
US8589600B2 (en) 2009-12-14 2013-11-19 Maxeler Technologies, Ltd. Method of transferring data with offsets
US8595467B2 (en) 2009-12-29 2013-11-26 International Business Machines Corporation Floating point collect and operate
US8676874B2 (en) 2010-12-06 2014-03-18 International Business Machines Corporation Data structure for tiling and packetizing a sparse matrix
US8457767B2 (en) * 2010-12-31 2013-06-04 Brad Radl System and method for real-time industrial process modeling
US8806171B2 (en) 2011-05-24 2014-08-12 Georgia Tech Research Corporation Systems and methods providing wear leveling using dynamic randomization for non-volatile memory
US8977629B2 (en) 2011-05-24 2015-03-10 Ebay Inc. Image-based popularity prediction
US8812414B2 (en) 2011-05-31 2014-08-19 International Business Machines Corporation Low-power event-driven neural computing architecture in neural networks
US8909576B2 (en) 2011-09-16 2014-12-09 International Business Machines Corporation Neuromorphic event-driven neural computing architecture in a scalable neural network
US9201828B2 (en) 2012-10-23 2015-12-01 Analog Devices, Inc. Memory interconnect network architecture for vector processor
US9606797B2 (en) 2012-12-21 2017-03-28 Intel Corporation Compressing execution cycles for divergent execution in a single instruction multiple data (SIMD) processor
WO2014105057A1 (en) 2012-12-28 2014-07-03 Intel Corporation Instruction to reduce elements in a vector register with strided access pattern
US9477628B2 (en) 2013-09-28 2016-10-25 Intel Corporation Collective communications apparatus and method for parallel systems
US9323525B2 (en) 2014-02-26 2016-04-26 Intel Corporation Monitoring vector lane duty cycle for dynamic optimization
EP3186753B1 (en) * 2014-08-29 2021-04-28 Google LLC Processing images using deep neural networks
CN104463209B (en) * 2014-12-08 2017-05-24 福建坤华仪自动化仪器仪表有限公司 Method for recognizing digital code on PCB based on BP neural network
US9666257B2 (en) 2015-04-24 2017-05-30 Intel Corporation Bitcell state retention
US10013652B2 (en) * 2015-04-29 2018-07-03 Nuance Communications, Inc. Fast deep neural network feature transformation via optimized memory bandwidth utilization
US10489703B2 (en) 2015-05-20 2019-11-26 Nec Corporation Memory efficiency for convolutional neural networks operating on graphics processing units
US10509765B2 (en) 2015-10-08 2019-12-17 Via Alliance Semiconductor Co., Ltd. Neural processing unit that selectively writes back to neural memory either activation function output or accumulator value
US9875104B2 (en) 2016-02-03 2018-01-23 Google Llc Accessing data in multi-dimensional tensors
US10552119B2 (en) 2016-04-29 2020-02-04 Intel Corporation Dynamic management of numerical representation in a distributed matrix processor architecture
CN106023065B (en) * 2016-05-13 2019-02-19 中国矿业大学 A kind of tensor type high spectrum image spectral-spatial dimension reduction method based on depth convolutional neural networks
CN106127297B (en) 2016-06-02 2019-07-12 中国科学院自动化研究所 The acceleration of depth convolutional neural networks based on tensor resolution and compression method
US10360163B2 (en) 2016-10-27 2019-07-23 Google Llc Exploiting input data sparsity in neural network compute units
US10175980B2 (en) 2016-10-27 2019-01-08 Google Llc Neural network compute tile
US9959498B1 (en) 2016-10-27 2018-05-01 Google Llc Neural network instruction set architecture
US10733505B2 (en) 2016-11-10 2020-08-04 Google Llc Performing kernel striding in hardware
CN106529511B (en) 2016-12-13 2019-12-10 北京旷视科技有限公司 image structuring method and device
US10037490B2 (en) 2016-12-13 2018-07-31 Google Llc Performing average pooling in hardware
US20180189675A1 (en) 2016-12-31 2018-07-05 Intel Corporation Hardware accelerator architecture and template for web-scale k-means clustering
US11164071B2 (en) 2017-04-18 2021-11-02 Samsung Electronics Co., Ltd. Method and apparatus for reducing computational complexity of convolutional neural networks
US10572409B1 (en) 2018-05-10 2020-02-25 Xilinx, Inc. Sparse matrix processing circuitry

Also Published As

Publication number Publication date
JP2022172258A (en) 2022-11-15
KR102397415B1 (en) 2022-05-12
WO2018080624A1 (en) 2018-05-03
CN108009626B (en) 2022-03-01
KR102528517B1 (en) 2023-05-04
US20180121377A1 (en) 2018-05-03
JP7134955B2 (en) 2022-09-12
KR20230061577A (en) 2023-05-08
EP4044071A1 (en) 2022-08-17
US20200012608A1 (en) 2020-01-09
DE102017120452A1 (en) 2018-05-03
JP2020500365A (en) 2020-01-09
EP3533003A1 (en) 2019-09-04
KR20220065898A (en) 2022-05-20
DE202017105363U1 (en) 2017-12-06
US11106606B2 (en) 2021-08-31
CN108009626A (en) 2018-05-08
KR20190053262A (en) 2019-05-17
EP3533003B1 (en) 2022-01-26
US11816045B2 (en) 2023-11-14
HK1254700A1 (en) 2019-07-26
US9818059B1 (en) 2017-11-14
US10360163B2 (en) 2019-07-23
CN114595803A (en) 2022-06-07
US20220083480A1 (en) 2022-03-17

Similar Documents

Publication Publication Date Title
SG11201903787YA (en) Exploiting input data sparsity in neural network compute units
SG11201903631XA (en) Neural network instruction set architecture
SG11201907679TA (en) Business verification method and apparatus
SG11201900116RA (en) Communication flow for verification and identification check
SG11201909420QA (en) Picture-based vehicle loss assessment method and apparatus, and electronic device
SG11201903141QA (en) Business processing method and apparatus
SG11201900240WA (en) Superpixel methods for convolutional neural networks
SG11201904942YA (en) Blockchain-based service execution method and apparatus, and electronic device
SG11201901550WA (en) Method and apparatus for data processing
SG11201909012YA (en) Key data processing method and apparatus, and server
SG11201907842XA (en) Method and apparatus for consensus verification
SG11201906476TA (en) Login information processing method and device
SG11201903684RA (en) Neural network compute tile
SG11201710421WA (en) Vending machine
SG11201903958SA (en) Intuitive occluded object indicator
SG11201906395PA (en) Blockchain based data processing method and device
SG11201908886TA (en) Consensus node selection method and apparatus, and server
SG11201811007TA (en) Blockchain-implemented method and system
SG11201809343RA (en) Systems and methods for correcting error in a first classifier by evaluating classifier output in parallel
SG11202000330XA (en) Concept for generating an enhanced sound field description or a modified sound field description using a multi-point sound field description
SG11201804771WA (en) Systems and methods for providing financial data to financial instruments in a distributed ledger system
SG11201906418PA (en) Blockchain-based data processing method and device
SG11201811095UA (en) Multi-level storage in ferroelectric memory
SG11201903582UA (en) Settlement method, entrance control method, and apparatus
SG11201908756SA (en) System and method for distributing data records using a blockchain