SG10201907756YA - Vertical memory devices - Google Patents

Vertical memory devices

Info

Publication number
SG10201907756YA
SG10201907756YA SG10201907756YA SG10201907756YA SG10201907756YA SG 10201907756Y A SG10201907756Y A SG 10201907756YA SG 10201907756Y A SG10201907756Y A SG 10201907756YA SG 10201907756Y A SG10201907756Y A SG 10201907756YA SG 10201907756Y A SG10201907756Y A SG 10201907756YA
Authority
SG
Singapore
Prior art keywords
memory devices
vertical memory
vertical
devices
memory
Prior art date
Application number
SG10201907756YA
Inventor
Shin Seungjun
Choi Bonghyun
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020180121516A external-priority patent/KR102676753B1/en
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of SG10201907756YA publication Critical patent/SG10201907756YA/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/50EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226Via connections in a multilevel interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/105Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with vertical doping variation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • H10B43/35EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
SG10201907756YA 2018-10-12 2019-08-22 Vertical memory devices SG10201907756YA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020180121516A KR102676753B1 (en) 2018-10-12 Vertical memory devices

Publications (1)

Publication Number Publication Date
SG10201907756YA true SG10201907756YA (en) 2020-05-28

Family

ID=70160196

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201907756YA SG10201907756YA (en) 2018-10-12 2019-08-22 Vertical memory devices

Country Status (3)

Country Link
US (1) US10930671B2 (en)
CN (1) CN111048519A (en)
SG (1) SG10201907756YA (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11910596B2 (en) 2021-04-06 2024-02-20 Micron Technology, Inc. Integrated assemblies and methods of forming integrated assemblies

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101787041B1 (en) * 2010-11-17 2017-10-18 삼성전자주식회사 Methods for forming semiconductor devices having etch stopping layers, and methods for fabricating semiconductor devices
KR101843580B1 (en) 2011-08-16 2018-03-30 에스케이하이닉스 주식회사 3d structured non-volatile memory device and method for manufacturing the same
US9111591B2 (en) 2013-02-22 2015-08-18 Micron Technology, Inc. Interconnections for 3D memory
JP6203152B2 (en) 2014-09-12 2017-09-27 東芝メモリ株式会社 Manufacturing method of semiconductor memory device
KR102282138B1 (en) 2014-12-09 2021-07-27 삼성전자주식회사 Semiconductor device
US9524983B2 (en) * 2015-03-10 2016-12-20 Samsung Electronics Co., Ltd. Vertical memory devices
KR20160138765A (en) 2015-05-26 2016-12-06 에스케이하이닉스 주식회사 Semiconductor memory device including slimming structure
US9818759B2 (en) 2015-12-22 2017-11-14 Sandisk Technologies Llc Through-memory-level via structures for a three-dimensional memory device
KR102611438B1 (en) * 2016-01-07 2023-12-08 삼성전자주식회사 Semiconductor memory device
KR102649372B1 (en) * 2016-01-08 2024-03-21 삼성전자주식회사 Three dimensional semiconductor memory device
US10049744B2 (en) * 2016-01-08 2018-08-14 Samsung Electronics Co., Ltd. Three-dimensional (3D) semiconductor memory devices and methods of manufacturing the same
KR102463023B1 (en) * 2016-02-25 2022-11-03 삼성전자주식회사 Variable resistance memory devices and methods of manufacturing the same
US10153296B2 (en) * 2017-02-24 2018-12-11 Toshiba Memory Corporation Memory device and method for manufacturing same

Also Published As

Publication number Publication date
KR20200041460A (en) 2020-04-22
US10930671B2 (en) 2021-02-23
US20200119043A1 (en) 2020-04-16
CN111048519A (en) 2020-04-21

Similar Documents

Publication Publication Date Title
EP3821466A4 (en) Vertical memory devices
GB2571539B (en) Memory interface
EP3827432C0 (en) Three-dimensional ferroelectric memory devices
IL267421B (en) Memory partitioning
GB2574270B (en) Speculation-restricted memory region type
GB2571538B (en) Memory interface
GB2600654B (en) Novel devices
SG10202004705UA (en) Vertical Memory Devices
GB2577831B (en) Memristive structure
SG11202011551QA (en) Memory device
SG11202006092XA (en) Memory device
SG11202112524SA (en) Vertical memory devices
SG10201905122TA (en) Semiconductor memory device
IL286610A (en) Vertical superinductor device
SG10202003517XA (en) Memory device
SG10201911466SA (en) Semiconductor memory devices
GB201603590D0 (en) Memory unit
GB2565499B (en) Memory unit
SG10202006115RA (en) Vertical memory device
SG10202003945RA (en) Vertical memory devices
SG11202102625VA (en) Semiconductor memory device
SG11202008495TA (en) Semiconductor memory device
SG11202013103YA (en) Semiconductor memory device
SG11201803277XA (en) Electroentropic memory device
GB201609703D0 (en) Memory unit