SE9902998L - Cooler - Google Patents
CoolerInfo
- Publication number
- SE9902998L SE9902998L SE9902998A SE9902998A SE9902998L SE 9902998 L SE9902998 L SE 9902998L SE 9902998 A SE9902998 A SE 9902998A SE 9902998 A SE9902998 A SE 9902998A SE 9902998 L SE9902998 L SE 9902998L
- Authority
- SE
- Sweden
- Prior art keywords
- component
- substrate
- flip chip
- cooler
- backside
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Toxicology (AREA)
- Electromagnetism (AREA)
- Health & Medical Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
Abstract
To conduct heat from a flip chip semiconductor component (2) mounted on a substrate (4) and at the same time electromagnetically shield the component (2), a metal strip (1) extends outside the component and is fixed to the backside of the flip chip component (2) and to the substrate (4) around the component (2).
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9902998A SE9902998L (en) | 1999-08-25 | 1999-08-25 | Cooler |
TW088116505A TW432649B (en) | 1999-08-25 | 1999-09-27 | A heat sink |
AU64866/00A AU6486600A (en) | 1999-08-25 | 2000-08-04 | A combined heat sink/electromagnetic shield |
PCT/SE2000/001544 WO2001015225A1 (en) | 1999-08-25 | 2000-08-04 | A combined heat sink/electromagnetic shield |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9902998A SE9902998L (en) | 1999-08-25 | 1999-08-25 | Cooler |
Publications (2)
Publication Number | Publication Date |
---|---|
SE9902998D0 SE9902998D0 (en) | 1999-08-25 |
SE9902998L true SE9902998L (en) | 2001-02-26 |
Family
ID=20416743
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9902998A SE9902998L (en) | 1999-08-25 | 1999-08-25 | Cooler |
Country Status (4)
Country | Link |
---|---|
AU (1) | AU6486600A (en) |
SE (1) | SE9902998L (en) |
TW (1) | TW432649B (en) |
WO (1) | WO2001015225A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1263043A1 (en) * | 2001-05-30 | 2002-12-04 | Alcatel | Electronic element with a shielding |
DE10129388B4 (en) | 2001-06-20 | 2008-01-10 | Infineon Technologies Ag | Method for producing an electronic component |
US6836022B2 (en) | 2003-02-13 | 2004-12-28 | Medtronic, Inc. | High voltage flip-chip component package and method for forming the same |
US8664756B2 (en) | 2012-07-24 | 2014-03-04 | Medtronic, Inc. | Reconstituted wafer package with high voltage discrete active dice and integrated field plate for high temperature leakage current stability |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02288255A (en) * | 1989-04-28 | 1990-11-28 | Hitachi Ltd | Semiconductor device |
US5175613A (en) * | 1991-01-18 | 1992-12-29 | Digital Equipment Corporation | Package for EMI, ESD, thermal, and mechanical shock protection of circuit chips |
US5371404A (en) * | 1993-02-04 | 1994-12-06 | Motorola, Inc. | Thermally conductive integrated circuit package with radio frequency shielding |
IT1285396B1 (en) * | 1996-06-04 | 1998-06-03 | Magneti Marelli Spa | DISSIPATOR DEVICE FOR INTEGRATED CIRCUITS. |
-
1999
- 1999-08-25 SE SE9902998A patent/SE9902998L/en not_active Application Discontinuation
- 1999-09-27 TW TW088116505A patent/TW432649B/en active
-
2000
- 2000-08-04 WO PCT/SE2000/001544 patent/WO2001015225A1/en active Application Filing
- 2000-08-04 AU AU64866/00A patent/AU6486600A/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
WO2001015225A1 (en) | 2001-03-01 |
SE9902998D0 (en) | 1999-08-25 |
TW432649B (en) | 2001-05-01 |
AU6486600A (en) | 2001-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY122916A (en) | An electronic assembly having a wetting layer on a thermally conductive heat spreader | |
HUP0401737A2 (en) | Emi shielding for electronic packages | |
MY131396A (en) | Semiconductor device with bumps | |
EP0712160A3 (en) | Improvements in or relating to semiconductor devices | |
EP1324387A3 (en) | Ball grid array package substrates and method of making the same | |
MY123249A (en) | A semiconductor device and a method of manufacturing the same and an electronic device | |
MY129594A (en) | Heat spreader and stiffener having a stiffener extension | |
EP1195813A3 (en) | Semiconductor device, semiconductor module and hard disk | |
KR950012694A (en) | Semiconductor devices | |
SE9902998L (en) | Cooler | |
MY122678A (en) | A method of constructing an electronic assembly having an indium thermal couple and an electronic assembly having an indium thermal couple | |
EP0966038A3 (en) | Bonding of semiconductor power devices | |
JPS53100765A (en) | Production of semiconductor device | |
FR2833802B1 (en) | POWER MODULE AND POWER MODULE SET | |
EP1217659A3 (en) | Power Semiconductor Modul with an High Withstanding against Voltage | |
JPS5627988A (en) | Semiconductor laser device | |
JPS53126276A (en) | Heat dissipation construction of multichip mounting substrate | |
EP0381054A3 (en) | Semiconductor device package | |
EP0948047A3 (en) | Electronic component cooling arrangement | |
ATE548757T1 (en) | DATA CARRIER CONTAINING AN INTEGRATED CIRCUIT WITH AN ESD PROTECTION CIRCUIT | |
JPS5333574A (en) | Semiconductor integrated circuit package | |
JPS538566A (en) | Mounting structure of semiconductor ic circuit | |
ATE508621T1 (en) | ELECTRICALLY ISOLATED MODULE | |
EP0392536A3 (en) | Semiconductor device having CCD and its peripheral bipolar transistors and method of manufacturing the same | |
JPS54131871A (en) | Packaging of ic case |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NAV | Patent application has lapsed |