SE503506C2 - System och förfarande för behandling av data samt kommunikationssystem med dylikt system - Google Patents

System och förfarande för behandling av data samt kommunikationssystem med dylikt system

Info

Publication number
SE503506C2
SE503506C2 SE9403532A SE9403532A SE503506C2 SE 503506 C2 SE503506 C2 SE 503506C2 SE 9403532 A SE9403532 A SE 9403532A SE 9403532 A SE9403532 A SE 9403532A SE 503506 C2 SE503506 C2 SE 503506C2
Authority
SE
Sweden
Prior art keywords
execution
data
processor
memory
program
Prior art date
Application number
SE9403532A
Other languages
English (en)
Swedish (sv)
Other versions
SE9403532D0 (sv
SE9403532L (sv
Inventor
Oleg Avsan
Klaus Wildling
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9403532A priority Critical patent/SE503506C2/sv
Publication of SE9403532D0 publication Critical patent/SE9403532D0/xx
Priority to CA 2202864 priority patent/CA2202864A1/en
Priority to CN95196645A priority patent/CN1097783C/zh
Priority to EP95935636A priority patent/EP0789881B1/en
Priority to JP8513164A priority patent/JPH10507548A/ja
Priority to PCT/SE1995/001208 priority patent/WO1996012234A1/en
Priority to DE69519939T priority patent/DE69519939T2/de
Priority to KR1019970702398A priority patent/KR100294314B1/ko
Priority to US08/817,509 priority patent/US5925121A/en
Publication of SE9403532L publication Critical patent/SE9403532L/
Publication of SE503506C2 publication Critical patent/SE503506C2/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54508—Configuration, initialisation
    • H04Q3/54533—Configuration data, translation, passwords, databases

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Databases & Information Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)
SE9403532A 1994-10-17 1994-10-17 System och förfarande för behandling av data samt kommunikationssystem med dylikt system SE503506C2 (sv)

Priority Applications (9)

Application Number Priority Date Filing Date Title
SE9403532A SE503506C2 (sv) 1994-10-17 1994-10-17 System och förfarande för behandling av data samt kommunikationssystem med dylikt system
US08/817,509 US5925121A (en) 1994-10-17 1995-10-17 Data processing system and method for accessing a common data memory
JP8513164A JPH10507548A (ja) 1994-10-17 1995-10-17 データ処理システムおよび方法およびこのようなシステムとの通信システム
CN95196645A CN1097783C (zh) 1994-10-17 1995-10-17 数据处理的系统和方法以及带有这类系统的通信系统
EP95935636A EP0789881B1 (en) 1994-10-17 1995-10-17 System and method for processing of data and a communications system with such a system
CA 2202864 CA2202864A1 (en) 1994-10-17 1995-10-17 System and method for processing of data and a communications system with such a system
PCT/SE1995/001208 WO1996012234A1 (en) 1994-10-17 1995-10-17 System and method for processing of data and a communications system with such a system
DE69519939T DE69519939T2 (de) 1994-10-17 1995-10-17 System und verfahren zur datenverarbeitung und damit ausgestattetes kommunikationssystem
KR1019970702398A KR100294314B1 (ko) 1994-10-17 1995-10-17 데이터처리시스템및방법과그런시스템과의통신시스템

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9403532A SE503506C2 (sv) 1994-10-17 1994-10-17 System och förfarande för behandling av data samt kommunikationssystem med dylikt system

Publications (3)

Publication Number Publication Date
SE9403532D0 SE9403532D0 (sv) 1994-10-17
SE9403532L SE9403532L (sv) 1996-04-18
SE503506C2 true SE503506C2 (sv) 1996-06-24

Family

ID=20395634

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9403532A SE503506C2 (sv) 1994-10-17 1994-10-17 System och förfarande för behandling av data samt kommunikationssystem med dylikt system

Country Status (8)

Country Link
US (1) US5925121A (ko)
EP (1) EP0789881B1 (ko)
JP (1) JPH10507548A (ko)
KR (1) KR100294314B1 (ko)
CN (1) CN1097783C (ko)
DE (1) DE69519939T2 (ko)
SE (1) SE503506C2 (ko)
WO (1) WO1996012234A1 (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5062499B2 (ja) * 2010-05-07 2012-10-31 横河電機株式会社 フィールド機器管理装置
US8572628B2 (en) * 2010-12-02 2013-10-29 International Business Machines Corporation Inter-thread data communications in a computer processor
US9547530B2 (en) * 2013-11-01 2017-01-17 Arm Limited Data processing apparatus and method for processing a plurality of threads

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3969701A (en) * 1973-04-09 1976-07-13 Telefonaktiebolaget L M Ericsson Function block oriented SPC system
SE403322B (sv) * 1977-02-28 1978-08-07 Ellemtel Utvecklings Ab Anordning i en styrdator for forkortning av exekveringstiden for instruktioner vid indirekt adressering av ett dataminne
SE439208B (sv) * 1983-09-30 1985-06-03 Ericsson Telefon Ab L M Programminnesstyrd telekommunikationsanleggning
US4891787A (en) * 1986-12-17 1990-01-02 Massachusetts Institute Of Technology Parallel processing system with processor array having SIMD/MIMD instruction processing
US5170476A (en) * 1990-01-22 1992-12-08 Motorola, Inc. Data processor having a deferred cache load
CA2086691C (en) * 1992-03-30 1997-04-08 David A. Elko Communicating messages between processors and a coupling facility
US5404515A (en) * 1992-04-30 1995-04-04 Bull Hn Information Systems Inc. Balancing of communications transport connections over multiple central processing units
GB2271203B (en) * 1992-10-01 1995-12-13 Digital Equipment Int Digital processing system
EP0608663B1 (en) * 1993-01-25 1999-03-10 Bull HN Information Systems Italia S.p.A. A multi-processor system with shared memory
US5517656A (en) * 1993-06-11 1996-05-14 Temple University Of The Commonwealth System Of Higher Education Multicomputer system and method
US5613068A (en) * 1994-06-17 1997-03-18 International Business Machines Corporation Method for transferring data between processors on a network by establishing an address space for each processor in each other processor's

Also Published As

Publication number Publication date
DE69519939D1 (de) 2001-02-22
KR970706540A (ko) 1997-11-03
KR100294314B1 (ko) 2001-09-17
JPH10507548A (ja) 1998-07-21
US5925121A (en) 1999-07-20
EP0789881A1 (en) 1997-08-20
WO1996012234A1 (en) 1996-04-25
CN1097783C (zh) 2003-01-01
SE9403532D0 (sv) 1994-10-17
EP0789881B1 (en) 2001-01-17
CN1168730A (zh) 1997-12-24
DE69519939T2 (de) 2001-06-07
SE9403532L (sv) 1996-04-18

Similar Documents

Publication Publication Date Title
US6633897B1 (en) Method and system for scheduling threads within a multiprocessor data processing system using an affinity scheduler
EP0145244B1 (en) Microcomputer
US5872972A (en) Method for load balancing a per processor affinity scheduler wherein processes are strictly affinitized to processors and the migration of a process from an affinitized processor to another available processor is limited
US4989131A (en) Technique for parallel synchronization
US5826079A (en) Method for improving the execution efficiency of frequently communicating processes utilizing affinity process scheduling by identifying and assigning the frequently communicating processes to the same processor
US5884077A (en) Information processing system and method in which computer with high load borrows processor of computer with low load to execute process
JP3155537B2 (ja) 実記憶管理方法
US5752255A (en) Dynamic non-coherent cache memory resizing mechanism
JPH04348451A (ja) 並列計算機
EP1064600A2 (en) Interrupt/software-controlled thread processing
WO1985000451A1 (en) Demand paging scheme for a multi-atb shared memory processing system
US7664823B1 (en) Partitioned packet processing in a multiprocessor environment
EP0362880B1 (en) Process for partially swapping real storage areas used by a program between a real storage and an auxiliary storage
AU603876B2 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
US6912712B1 (en) Real time control system for multitasking digital signal processor using ready queue
EP2437159B1 (en) Apparatus for data comparison and control method thereof
SE503506C2 (sv) System och förfarande för behandling av data samt kommunikationssystem med dylikt system
JP2594600B2 (ja) シングルチップマイクロコンピュータ
US5386586A (en) System and method for construction of lists of deferred service requests
Istavrinos et al. A process and memory model for a parallel distributed-memory machine
JPS62180455A (ja) 多重処理装置
JP2585905B2 (ja) マルチタスク実行装置
KR970007002B1 (ko) 다중처리 시스템에서 프로세스 디스패치 방법
EP0272837A2 (en) Inter-process signal handling in a multi-processor system
JPH0950423A (ja) 遠隔情報処理システム間のデータ伝送方法

Legal Events

Date Code Title Description
NUG Patent has lapsed