SE503069C2 - Förfarande och anordning för att fasvrida en signal - Google Patents

Förfarande och anordning för att fasvrida en signal

Info

Publication number
SE503069C2
SE503069C2 SE9402384A SE9402384A SE503069C2 SE 503069 C2 SE503069 C2 SE 503069C2 SE 9402384 A SE9402384 A SE 9402384A SE 9402384 A SE9402384 A SE 9402384A SE 503069 C2 SE503069 C2 SE 503069C2
Authority
SE
Sweden
Prior art keywords
phase
signal
frequency
reference signal
generated signal
Prior art date
Application number
SE9402384A
Other languages
English (en)
Swedish (sv)
Other versions
SE9402384D0 (sv
SE9402384L (sv
Inventor
Lars Ingemar Erhage
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9402384A priority Critical patent/SE503069C2/sv
Publication of SE9402384D0 publication Critical patent/SE9402384D0/xx
Priority to DE69522054T priority patent/DE69522054T2/de
Priority to EP95850123A priority patent/EP0691745B1/de
Priority to US08/497,049 priority patent/US5576665A/en
Publication of SE9402384L publication Critical patent/SE9402384L/
Publication of SE503069C2 publication Critical patent/SE503069C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/20—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a harmonic phase-locked loop, i.e. a loop which can be locked to one of a number of harmonically related frequencies applied to it

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
SE9402384A 1994-07-06 1994-07-06 Förfarande och anordning för att fasvrida en signal SE503069C2 (sv)

Priority Applications (4)

Application Number Priority Date Filing Date Title
SE9402384A SE503069C2 (sv) 1994-07-06 1994-07-06 Förfarande och anordning för att fasvrida en signal
DE69522054T DE69522054T2 (de) 1994-07-06 1995-06-28 Verfahren und Vorrichtung zur Phasenverschiebung eines Signals
EP95850123A EP0691745B1 (de) 1994-07-06 1995-06-28 Verfahren und Vorrichtung zur Phasenverschiebung eines Signals
US08/497,049 US5576665A (en) 1994-07-06 1995-06-30 Method and device for phase-shifting a phase locked loop output signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9402384A SE503069C2 (sv) 1994-07-06 1994-07-06 Förfarande och anordning för att fasvrida en signal

Publications (3)

Publication Number Publication Date
SE9402384D0 SE9402384D0 (sv) 1994-07-06
SE9402384L SE9402384L (sv) 1996-01-07
SE503069C2 true SE503069C2 (sv) 1996-03-18

Family

ID=20394644

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9402384A SE503069C2 (sv) 1994-07-06 1994-07-06 Förfarande och anordning för att fasvrida en signal

Country Status (4)

Country Link
US (1) US5576665A (de)
EP (1) EP0691745B1 (de)
DE (1) DE69522054T2 (de)
SE (1) SE503069C2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6192225B1 (en) * 1998-04-22 2001-02-20 Ericsson Inc. Direct conversion receiver
US6320881B1 (en) * 1998-06-25 2001-11-20 Cypress Semiconductor Corp. Method, architecture and circuit for locking a data transmission frame
US10958277B1 (en) 2019-09-05 2021-03-23 Cobham Colorado Springs Inc. PLL with multiple and adjustable phase outputs

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE413826B (sv) * 1978-09-21 1980-06-23 Ellemtel Utvecklings Ab Sett att i ett telekommunikationssystem reglera fasleget hos en styrd signal i forhallande till en referenssignal samt anordning for genomforande av settet
US4495473A (en) * 1982-07-19 1985-01-22 Rockwell International Corporation Digital phase shifting apparatus which compensates for change of frequency of an input signal to be phase shifted
US4546328A (en) * 1983-05-23 1985-10-08 The United States Of America As Represented By The Secretary Of The Air Force PLL Swept frequency generator with programmable sweep rate
DE3579649D1 (de) * 1984-07-26 1990-10-18 Hewlett Packard Co Schaltungsanordnung zur frequenzsynthese.
SE447618B (sv) * 1985-04-12 1986-11-24 Ericsson Telefon Ab L M Sett och anordning for att faslasa en styrd oscillators signal till en referensoscillators signal
DE3741423A1 (de) * 1987-12-08 1989-06-22 Licentia Gmbh Digitale phaseneinstellung fuer digital generierte signale

Also Published As

Publication number Publication date
SE9402384D0 (sv) 1994-07-06
EP0691745B1 (de) 2001-08-08
SE9402384L (sv) 1996-01-07
DE69522054T2 (de) 2002-03-21
EP0691745A1 (de) 1996-01-10
DE69522054D1 (de) 2001-09-13
US5576665A (en) 1996-11-19

Similar Documents

Publication Publication Date Title
US4510461A (en) Phase lock loop having switchable filters and oscillators
US7177611B2 (en) Hybrid control of phase locked loops
KR100214783B1 (ko) 디지탈 브이 씨 오
JP2960730B2 (ja) 位相同期ループ周波数シンセサイザ
US4546331A (en) Frequency modulation in a phase-locked loop
US20030042949A1 (en) Current-steering charge pump circuit and method of switching
AU706217B2 (en) A loop filter of a phase-locked loop
JPS63219225A (ja) クロック信号発生器
KR100351692B1 (ko) Ｐｌｌ회로 및 이를 이용한 주파수변조방법
KR100594680B1 (ko) 위상노이즈감소회로
SE503069C2 (sv) Förfarande och anordning för att fasvrida en signal
US7236026B1 (en) Circuit for and method of generating a frequency aligned clock signal
US5329560A (en) AGC circuit with non-linear gain for use in PLL circuit
JP2007060669A (ja) パルス発生器、光ディスク書き込み装置およびチューナ
EP0005128A2 (de) Schaltung für die automatische Abstimmung von spannungsgesteuerten Filtern
US5168360A (en) Sampling clock generating circuit for a-d conversion of a variety of video signals
US5121417A (en) Count-locked loop timing generator
US4560950A (en) Method and circuit for phase lock loop initialization
AU750763B2 (en) Frequency synthesiser
KR100739998B1 (ko) 전압제어발진기의 자동보정장치를 구비한 위상동기루프
JP3522921B2 (ja) モータ回転制御装置
KR0145860B1 (ko) 디지탈/아나로그 변환기를 이용한 주파수 체배기
KR20020046482A (ko) 차지 펌프형 아날로그 위상고정루프
KR100213234B1 (ko) 광 대역 위상동기루프 및 그의 제어 전압 발생방법
RU23540U1 (ru) Синтезатор частоты

Legal Events

Date Code Title Description
NUG Patent has lapsed