SE470502B - Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling - Google Patents

Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling

Info

Publication number
SE470502B
SE470502B SE9203126A SE9203126A SE470502B SE 470502 B SE470502 B SE 470502B SE 9203126 A SE9203126 A SE 9203126A SE 9203126 A SE9203126 A SE 9203126A SE 470502 B SE470502 B SE 470502B
Authority
SE
Sweden
Prior art keywords
data streams
control unit
delay
switching
setpoint
Prior art date
Application number
SE9203126A
Other languages
English (en)
Swedish (sv)
Other versions
SE9203126D0 (sv
SE9203126L (sv
Inventor
Karl Oerjan Eriksson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9203126A priority Critical patent/SE470502B/sv
Publication of SE9203126D0 publication Critical patent/SE9203126D0/xx
Priority to EP93850192A priority patent/EP0595780B1/de
Priority to DE69317506T priority patent/DE69317506T2/de
Priority to US08/141,091 priority patent/US5533073A/en
Publication of SE9203126L publication Critical patent/SE9203126L/
Publication of SE470502B publication Critical patent/SE470502B/sv

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
    • H04J3/0629—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators in a network, e.g. in combination with switching or multiplexing, slip buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
SE9203126A 1992-10-26 1992-10-26 Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling SE470502B (sv)

Priority Applications (4)

Application Number Priority Date Filing Date Title
SE9203126A SE470502B (sv) 1992-10-26 1992-10-26 Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling
EP93850192A EP0595780B1 (de) 1992-10-26 1993-10-12 Verfahren und Anordnung zur Minimierung der Phasendifferenz zwischen zwei Datenströmen vor der Umschaltung
DE69317506T DE69317506T2 (de) 1992-10-26 1993-10-12 Verfahren und Anordnung zur Minimierung der Phasendifferenz zwischen zwei Datenströmen vor der Umschaltung
US08/141,091 US5533073A (en) 1992-10-26 1993-10-26 Method and an arrangement for minimizing a phase difference between two datastreams prior to changeover

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9203126A SE470502B (sv) 1992-10-26 1992-10-26 Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling

Publications (3)

Publication Number Publication Date
SE9203126D0 SE9203126D0 (sv) 1992-10-26
SE9203126L SE9203126L (sv) 1994-04-27
SE470502B true SE470502B (sv) 1994-06-06

Family

ID=20387560

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9203126A SE470502B (sv) 1992-10-26 1992-10-26 Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling

Country Status (4)

Country Link
US (1) US5533073A (de)
EP (1) EP0595780B1 (de)
DE (1) DE69317506T2 (de)
SE (1) SE470502B (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0618694A3 (de) * 1993-04-01 1995-05-03 Ant Nachrichtentech Verfahren zur Laufzeit-und Taktphasensynchronisation von Datensignalen.
US5870047A (en) * 1997-07-07 1999-02-09 Sicom, Inc. Signal converter using multiple data streams and method therefor
US7940877B1 (en) 2003-11-26 2011-05-10 Altera Corporation Signal edge detection circuitry and methods
US7295641B1 (en) * 2003-11-26 2007-11-13 Altera Corporation Phase alignment circuitry and methods

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2600474B1 (fr) * 1986-06-18 1988-08-26 Alcatel Thomson Faisceaux Procede de synchronisation de deux trains binaires
FR2641428B1 (fr) * 1988-12-08 1991-02-15 Alcatel Transmission Dispositif de commutation d'un train binaire sur un autre
JP2566459B2 (ja) * 1989-05-08 1996-12-25 日本電気エンジニアリング株式会社 エラスティックバッファ回路
FR2661578A1 (fr) * 1990-04-27 1991-10-31 Trt Telecom Radio Electr Dispositif de commutation dynamique pour le masquage d'erreurs dans un systeme a doublement du conduit numerique.

Also Published As

Publication number Publication date
US5533073A (en) 1996-07-02
DE69317506D1 (de) 1998-04-23
EP0595780A1 (de) 1994-05-04
EP0595780B1 (de) 1998-03-18
DE69317506T2 (de) 1998-07-09
SE9203126D0 (sv) 1992-10-26
SE9203126L (sv) 1994-04-27

Similar Documents

Publication Publication Date Title
CA1256168A (en) Digital phase adjustment
US5948083A (en) System and method for self-adjusting data strobe
US4414637A (en) Adjustable clock system having a dynamically selectable clock period
DE10393657T5 (de) Verfahren und Vorrichtung zur Datenabfrage
SE506739C2 (sv) Drift och underhåll av klockdistributionsnät med redundans
JPH0150150B2 (de)
JP2006041818A (ja) ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール
SE470502B (sv) Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling
US3366930A (en) Method and apparatus for rejecting noise in a data transmission system
SE449535B (sv) Anordning for att detektera fel vid asynkron overforing av digitala hjulhastighetsmetverden i ett antilasningssystem for fordonshjul
SE438227B (sv) Koppling for synkronisering av arbetsperioder for en digital anordning med en extern klockpulssignal
GB1597694A (en) Clock-signal generator for a data-processing system
US3056108A (en) Error check circuit
US4096471A (en) Method and apparatus for transfer of asynchronously changing data words
JPH05216816A (ja) バス制御回路
SU962920A1 (ru) Устройство дл определени экстремального числа
JPS58167915A (ja) インクリメンタル位置発信器の出力パルス列評価方法
SU879654A1 (ru) Устройство дл контрол кольцевого регистра сдвига
SU842791A1 (ru) Устройство дл сравнени чисел
SU408332A1 (ru) УСТРОЙСТВО дл МОДЕЛИРОВАНИЯ НАРУШЕНИЯ
SU444190A1 (ru) Устройство дл вычислени функций упор доченного выбора
JP2803167B2 (ja) 制御線瞬断認識防止回路
SU473180A1 (ru) Устройство дл проверки схем сравнени
JPS60235548A (ja) 信号フレ−ムの伝送方式
SU1388846A2 (ru) Устройство дл сравнени кодов

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 9203126-9

Format of ref document f/p: F

NUG Patent has lapsed