SE464052B - Minneshanteringsenhet foer datorer - Google Patents

Minneshanteringsenhet foer datorer

Info

Publication number
SE464052B
SE464052B SE8305290A SE8305290A SE464052B SE 464052 B SE464052 B SE 464052B SE 8305290 A SE8305290 A SE 8305290A SE 8305290 A SE8305290 A SE 8305290A SE 464052 B SE464052 B SE 464052B
Authority
SE
Sweden
Prior art keywords
memory
access
mmu
main memory
address
Prior art date
Application number
SE8305290A
Other languages
English (en)
Swedish (sv)
Other versions
SE8305290L (sv
SE8305290D0 (sv
Inventor
P A Baker
G L Marten
Original Assignee
Apple Computer
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apple Computer filed Critical Apple Computer
Publication of SE8305290D0 publication Critical patent/SE8305290D0/xx
Publication of SE8305290L publication Critical patent/SE8305290L/
Publication of SE464052B publication Critical patent/SE464052B/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
SE8305290A 1982-09-29 1983-09-29 Minneshanteringsenhet foer datorer SE464052B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US42686982A 1982-09-29 1982-09-29

Publications (3)

Publication Number Publication Date
SE8305290D0 SE8305290D0 (sv) 1983-09-29
SE8305290L SE8305290L (sv) 1984-03-30
SE464052B true SE464052B (sv) 1991-02-25

Family

ID=23692542

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8305290A SE464052B (sv) 1982-09-29 1983-09-29 Minneshanteringsenhet foer datorer

Country Status (12)

Country Link
JP (1) JPS5979367A (no)
AU (1) AU559067B2 (no)
CA (1) CA1197020A (no)
DE (1) DE3333894A1 (no)
FR (1) FR2533736A1 (no)
GB (1) GB2127994B (no)
IL (1) IL69784A (no)
IN (1) IN161125B (no)
IT (1) IT1221741B (no)
NZ (1) NZ205486A (no)
SE (1) SE464052B (no)
ZA (1) ZA836384B (no)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2176918B (en) * 1985-06-13 1989-11-01 Intel Corp Memory management for microprocessor system
US4972338A (en) * 1985-06-13 1990-11-20 Intel Corporation Memory management for microprocessor system
JP2522248B2 (ja) * 1986-05-24 1996-08-07 株式会社日立製作所 記憶装置アクセス機構
AU595378B2 (en) * 1986-08-22 1990-03-29 Commonwealth Scientific And Industrial Research Organisation Content-addressable memory system with active memory circuit
EP0262486B1 (de) * 1986-09-25 1993-11-18 Siemens Aktiengesellschaft Adressenverwaltungseinheit einer Multiprozessor-Zentralsteuereinheit eines Nachrichten-Vermittlungssystems
FR2618578A1 (fr) * 1987-07-21 1989-01-27 Digilog Systeme informatique modulaire embarque a memoire virtuelle integree
DE3901457A1 (de) * 1989-01-19 1990-08-02 Strahlen Umweltforsch Gmbh Verfahren zur adressbereichsueberwachung bei datenverarbeitungsgeraeten in echtzeit
US5617554A (en) * 1992-02-10 1997-04-01 Intel Corporation Physical address size selection and page size selection in an address translator
US5752275A (en) * 1995-03-31 1998-05-12 Intel Corporation Translation look-aside buffer including a single page size translation unit
JP2005100262A (ja) 2003-09-26 2005-04-14 Seiko Epson Corp メモリ管理装置およびメモリ管理プログラム、並びにメモリ管理方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5315779B2 (no) * 1973-08-16 1978-05-27
GB1498116A (en) * 1974-04-18 1978-01-18 Honeywell Inf Systems Data processing systems
US3938100A (en) * 1974-06-07 1976-02-10 Control Data Corporation Virtual addressing apparatus for addressing the memory of a computer utilizing associative addressing techniques
US3999052A (en) * 1975-06-18 1976-12-21 International Business Machines Corporation Upper bounds address checking system for providing storage protection for a digital data processor
US4037215A (en) * 1976-04-30 1977-07-19 International Business Machines Corporation Key controlled address relocation translation system
GB1585960A (en) * 1976-07-30 1981-03-11 Plessey Co Ltd Information flow security mechanisms for data processing systems
US4093986A (en) * 1976-12-27 1978-06-06 International Business Machines Corporation Address translation with storage protection
JPS5436144A (en) * 1977-08-26 1979-03-16 Toshiba Corp Address conversion unit
DE2837241C2 (de) * 1978-08-25 1982-05-06 Siemens AG, 1000 Berlin und 8000 München Einrichtung zum Sichern von Daten gegen unberechtigten Zugriff
US4366537A (en) * 1980-05-23 1982-12-28 International Business Machines Corp. Authorization mechanism for transfer of program control or data between different address spaces having different storage protect keys

Also Published As

Publication number Publication date
SE8305290L (sv) 1984-03-30
IT1221741B (it) 1990-07-12
CA1197020A (en) 1985-11-19
IN161125B (no) 1987-10-10
JPS5979367A (ja) 1984-05-08
AU1894083A (en) 1984-04-05
AU559067B2 (en) 1987-02-19
IL69784A0 (en) 1983-12-30
ZA836384B (en) 1984-05-30
IL69784A (en) 1986-12-31
NZ205486A (en) 1987-02-20
GB2127994B (en) 1987-01-21
GB2127994A (en) 1984-04-18
DE3333894C2 (no) 1993-04-01
SE8305290D0 (sv) 1983-09-29
IT8322960A0 (it) 1983-09-22
DE3333894A1 (de) 1984-03-29
FR2533736A1 (fr) 1984-03-30
GB8316129D0 (en) 1983-07-20

Similar Documents

Publication Publication Date Title
KR100284975B1 (ko) 플래시 메모리가 주 메모리를 보충하도록 하는 메모리 관리자
US3979726A (en) Apparatus for selectively clearing a cache store in a processor having segmentation and paging
KR101016714B1 (ko) 메모리 보호 유닛을 갖는 데이터 처리장치
US4899272A (en) Addressing multiple types of memory devices
EP0818731A1 (en) Memory board, memory access method and memory access device
EP0377970B1 (en) I/O caching
KR960701414A (ko) 복수의 마이크로 프로세서들간에 애플리케이션 데이터 및 절차들을 공유하기 위한 보안성 애플리케이션 카드
EP0170284B1 (en) Microcomputer
WO1983000240A1 (en) Extended address generating apparatus and method
SE464052B (sv) Minneshanteringsenhet foer datorer
US4926316A (en) Memory management unit with overlapping control for accessing main memory of a digital computer
JP3605205B2 (ja) データ処理装置および処理方法
US4318175A (en) Addressing means for random access memory system
US5127096A (en) Information processor operative both in direct mapping and in bank mapping, and the method of switching the mapping schemes
US6553478B1 (en) Computer memory access
EP3057100B1 (en) Memory device and operating method of same
US3845425A (en) Method and apparatus for providing conditional and unconditional access to protected memory storage locations
US5117492A (en) Memory addressing system using first and second address signals and modifying second address responsive predetermined values of first address signal
JP4636005B2 (ja) メモリコントローラ及びメモリコントローラを備えるフラッシュメモリシステム、並びにフラッシュメモリの制御方法
JP4241741B2 (ja) メモリコントローラ及びフラッシュメモリシステム
JPS5844263B2 (ja) 記憶制御回路
JP2005222519A (ja) メモリに記憶されたデータワード内のビット値へのアクセス
JP2007156582A (ja) メモリコントローラ及びフラッシュメモリシステム
KR100225726B1 (ko) 기억 제어 시스템 및 그 제어 방법(Storage control system)
EP0377971B1 (en) I/O bus caching

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8305290-2

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8305290-2

Format of ref document f/p: F