RU93031496A - CONTROL DEVICE - Google Patents
CONTROL DEVICEInfo
- Publication number
- RU93031496A RU93031496A RU93031496/09A RU93031496A RU93031496A RU 93031496 A RU93031496 A RU 93031496A RU 93031496/09 A RU93031496/09 A RU 93031496/09A RU 93031496 A RU93031496 A RU 93031496A RU 93031496 A RU93031496 A RU 93031496A
- Authority
- RU
- Russia
- Prior art keywords
- accordance
- signal generator
- memory block
- output
- control signal
- Prior art date
Links
- 241001442055 Vipera berus Species 0.000 claims 1
- 238000010276 construction Methods 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU93031496A RU2034329C1 (en) | 1993-06-10 | 1993-06-10 | Device for control |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU93031496A RU2034329C1 (en) | 1993-06-10 | 1993-06-10 | Device for control |
Publications (2)
Publication Number | Publication Date |
---|---|
RU2034329C1 RU2034329C1 (en) | 1995-04-30 |
RU93031496A true RU93031496A (en) | 1995-10-20 |
Family
ID=20143389
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
RU93031496A RU2034329C1 (en) | 1993-06-10 | 1993-06-10 | Device for control |
Country Status (1)
Country | Link |
---|---|
RU (1) | RU2034329C1 (en) |
-
1993
- 1993-06-10 RU RU93031496A patent/RU2034329C1/en active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0248436A3 (en) | Method of and apparatus for processing data | |
DE69227465D1 (en) | CPU WITH PIPELINE UNIT AND EFFECTIVE ADDRESS CALCULATION UNIT WITH POSSIBILITY TO KEEP VIRTUAL OPERAND ADDRESSES. | |
DE68928848T2 (en) | Multi-processor computer system with process-independent addressing of communication registers | |
KR890017604A (en) | Micro computer systems | |
KR890015123A (en) | Single chip micro computer | |
EP0198231A3 (en) | Data processor with parallel instruction control and execution | |
ATE74675T1 (en) | MULTIPROCESSOR CONTROL FOR VECTOR COMPUTERS. | |
RU93031496A (en) | CONTROL DEVICE | |
ATE249643T1 (en) | SYMMETRIC MULTI-PROCESSOR SYSTEM WITH UNIFIED ENVIRONMENT AND DISTRIBUTED SYSTEM FUNCTIONS | |
KR910014812A (en) | Method and apparatus for observing an internal memory map register | |
KR940006829B1 (en) | Interruptable digital processor | |
RU93036269A (en) | DEVICE FOR CHECKING PROGRAMS | |
KR960018958A (en) | Main Memory Access Device Using Data Buffer When Performing Atomic Instruction in Multiprocessor System | |
JPS56157520A (en) | Dma system without cycle steal | |
JPS6491253A (en) | Data processor | |
SU1675899A1 (en) | Device for information processing | |
RU93017448A (en) | SYSTEM FOR PROGRAM MANAGEMENT OF TECHNOLOGICAL EQUIPMENT | |
EP0334624A3 (en) | Microcoded computer system | |
JPS6479844A (en) | Cache memory control system | |
ES2055805T3 (en) | INTEGRATED DYNAMIC PROGRAMMING CIRCUIT. | |
EP0307649A3 (en) | Data processing system for utilizing a memory-mapped coprocessor within a limited address space | |
JPH0219508B2 (en) | ||
JPS54134947A (en) | Multiprocessing control system | |
JPS57136263A (en) | Automatic resetting device of microcomputer | |
JPS61121146A (en) | Memory protection system |